1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
|
#pragma once
#ifdef __GNUC__
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wunused-parameter"
#endif
//===-- riscv.h - Generic JITLink riscv edge kinds, utilities -*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// Generic utilities for graphs representing riscv objects.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_EXECUTIONENGINE_JITLINK_RISCV_H
#define LLVM_EXECUTIONENGINE_JITLINK_RISCV_H
#include "llvm/ExecutionEngine/JITLink/JITLink.h"
namespace llvm {
namespace jitlink {
namespace riscv {
/// Represents riscv fixups. Ordered in the same way as the relocations in
/// include/llvm/BinaryFormat/ELFRelocs/RISCV.def.
enum EdgeKind_riscv : Edge::Kind {
// TODO: Capture and replace to generic fixups
/// A plain 32-bit pointer value relocation
///
/// Fixup expression:
/// Fixup <= Target + Addend : uint32
///
R_RISCV_32 = Edge::FirstRelocation,
/// A plain 64-bit pointer value relocation
///
/// Fixup expression:
/// Fixup <- Target + Addend : uint32
///
R_RISCV_64,
/// PC-relative branch pointer value relocation
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend)
///
R_RISCV_BRANCH,
/// High 20 bits of PC-relative jump pointer value relocation
///
/// Fixup expression:
/// Fixup <- Target - Fixup + Addend
///
R_RISCV_JAL,
/// PC relative call
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend)
R_RISCV_CALL,
/// PC relative call by PLT
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend)
R_RISCV_CALL_PLT,
/// PC relative GOT offset
///
/// Fixup expression:
/// Fixup <- (GOT - Fixup + Addend) >> 12
R_RISCV_GOT_HI20,
/// High 20 bits of PC relative relocation
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend + 0x800) >> 12
R_RISCV_PCREL_HI20,
/// Low 12 bits of PC relative relocation, used by I type instruction format
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend) & 0xFFF
R_RISCV_PCREL_LO12_I,
/// Low 12 bits of PC relative relocation, used by S type instruction format
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend) & 0xFFF
R_RISCV_PCREL_LO12_S,
/// High 20 bits of 32-bit pointer value relocation
///
/// Fixup expression
/// Fixup <- (Target + Addend + 0x800) >> 12
R_RISCV_HI20,
/// Low 12 bits of 32-bit pointer value relocation
///
/// Fixup expression
/// Fixup <- (Target + Addend) & 0xFFF
R_RISCV_LO12_I,
/// Low 12 bits of 32-bit pointer value relocation, used by S type instruction
/// format
///
/// Fixup expression
/// Fixup <- (Target + Addend) & 0xFFF
R_RISCV_LO12_S,
/// 8 bits label addition
///
/// Fixup expression
/// Fixup <- (Target - *{1}Fixup + Addend)
R_RISCV_ADD8,
/// 16 bits label addition
///
/// Fixup expression
/// Fixup <- (Target - *{2}Fixup + Addend)
R_RISCV_ADD16,
/// 32 bits label addition
///
/// Fixup expression:
/// Fixup <- (Target - *{4}Fixup + Addend)
R_RISCV_ADD32,
/// 64 bits label addition
///
/// Fixup expression:
/// Fixup <- (Target - *{8}Fixup + Addend)
R_RISCV_ADD64,
/// 8 bits label subtraction
///
/// Fixup expression
/// Fixup <- (Target - *{1}Fixup - Addend)
R_RISCV_SUB8,
/// 16 bits label subtraction
///
/// Fixup expression
/// Fixup <- (Target - *{2}Fixup - Addend)
R_RISCV_SUB16,
/// 32 bits label subtraction
///
/// Fixup expression
/// Fixup <- (Target - *{4}Fixup - Addend)
R_RISCV_SUB32,
/// 64 bits label subtraction
///
/// Fixup expression
/// Fixup <- (Target - *{8}Fixup - Addend)
R_RISCV_SUB64,
/// 8-bit PC-relative branch offset
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend)
R_RISCV_RVC_BRANCH,
/// 11-bit PC-relative jump offset
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend)
R_RISCV_RVC_JUMP,
/// 6 bits label subtraction
///
/// Fixup expression
/// Fixup <- (Target - *{1}Fixup - Addend)
R_RISCV_SUB6,
/// Local label assignment
///
/// Fixup expression:
/// Fixup <- (Target + Addend)
R_RISCV_SET6,
/// Local label assignment
///
/// Fixup expression:
/// Fixup <- (Target + Addend)
R_RISCV_SET8,
/// Local label assignment
///
/// Fixup expression:
/// Fixup <- (Target + Addend)
R_RISCV_SET16,
/// Local label assignment
///
/// Fixup expression:
/// Fixup <- (Target + Addend)
R_RISCV_SET32,
/// 32 bits PC relative relocation
///
/// Fixup expression:
/// Fixup <- (Target - Fixup + Addend)
R_RISCV_32_PCREL,
};
/// Returns a string name for the given riscv edge. For debugging purposes
/// only
const char *getEdgeKindName(Edge::Kind K);
} // namespace riscv
} // namespace jitlink
} // namespace llvm
#endif
#ifdef __GNUC__
#pragma GCC diagnostic pop
#endif
|
