blob: b33b47943dcc1d7502967c8e6ed71f4fb1b49fd6 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
#pragma once
#ifdef __GNUC__
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wunused-parameter"
#endif
//===- MachineSSAContext.h --------------------------------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
/// \file
///
/// This file declares a specialization of the GenericSSAContext<X>
/// template class for Machine IR.
///
//===----------------------------------------------------------------------===//
#ifndef LLVM_CODEGEN_MACHINESSACONTEXT_H
#define LLVM_CODEGEN_MACHINESSACONTEXT_H
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/Support/Printable.h"
namespace llvm {
class MachineRegisterInfo;
class MachineInstr;
class MachineFunction;
class Register;
template <typename _FunctionT> class GenericSSAContext;
template <typename, bool> class DominatorTreeBase;
inline auto successors(const MachineBasicBlock *BB) { return BB->successors(); }
inline auto predecessors(const MachineBasicBlock *BB) {
return BB->predecessors();
}
inline unsigned succ_size(const MachineBasicBlock *BB) {
return BB->succ_size();
}
inline unsigned pred_size(const MachineBasicBlock *BB) {
return BB->pred_size();
}
inline auto instrs(const MachineBasicBlock &BB) { return BB.instrs(); }
template <> class GenericSSAContext<MachineFunction> {
const MachineRegisterInfo *RegInfo = nullptr;
MachineFunction *MF;
public:
using BlockT = MachineBasicBlock;
using FunctionT = MachineFunction;
using InstructionT = MachineInstr;
using ValueRefT = Register;
using ConstValueRefT = Register;
static const Register ValueRefNull;
using DominatorTreeT = DominatorTreeBase<BlockT, false>;
void setFunction(MachineFunction &Fn);
MachineFunction *getFunction() const { return MF; }
static MachineBasicBlock *getEntryBlock(MachineFunction &F);
static void appendBlockDefs(SmallVectorImpl<Register> &defs,
const MachineBasicBlock &block);
static void appendBlockTerms(SmallVectorImpl<MachineInstr *> &terms,
MachineBasicBlock &block);
static void appendBlockTerms(SmallVectorImpl<const MachineInstr *> &terms,
const MachineBasicBlock &block);
MachineBasicBlock *getDefBlock(Register) const;
static bool isConstantValuePhi(const MachineInstr &Phi);
Printable print(const MachineBasicBlock *Block) const;
Printable print(const MachineInstr *Inst) const;
Printable print(Register Value) const;
};
using MachineSSAContext = GenericSSAContext<MachineFunction>;
} // namespace llvm
#endif // LLVM_CODEGEN_MACHINESSACONTEXT_H
#ifdef __GNUC__
#pragma GCC diagnostic pop
#endif
|
