1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
//===-- llvm/CodeGen/AllocationOrder.h - Allocation Order -*- C++ -*-------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file implements an allocation order for virtual registers.
//
// The preferred allocation order for a virtual register depends on allocation
// hints and target hooks. The AllocationOrder class encapsulates all of that.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_CODEGEN_ALLOCATIONORDER_H
#define LLVM_LIB_CODEGEN_ALLOCATIONORDER_H
#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/CodeGen/Register.h"
namespace llvm {
class RegisterClassInfo;
class VirtRegMap;
class LiveRegMatrix;
class LLVM_LIBRARY_VISIBILITY AllocationOrder {
const SmallVector<MCPhysReg, 16> Hints;
ArrayRef<MCPhysReg> Order;
// How far into the Order we can iterate. This is 0 if the AllocationOrder is
// constructed with HardHints = true, Order.size() otherwise. While
// technically a size_t, it will participate in comparisons with the
// Iterator's Pos, which must be signed, so it's typed here as signed, too, to
// avoid warnings and under the assumption that the size of Order is
// relatively small.
// IterationLimit defines an invalid iterator position.
const int IterationLimit;
public:
/// Forward iterator for an AllocationOrder.
class Iterator final {
const AllocationOrder &AO;
int Pos = 0;
public:
Iterator(const AllocationOrder &AO, int Pos) : AO(AO), Pos(Pos) {}
/// Return true if the curent position is that of a preferred register.
bool isHint() const { return Pos < 0; }
/// Return the next physical register in the allocation order.
MCRegister operator*() const {
if (Pos < 0)
return AO.Hints.end()[Pos];
assert(Pos < AO.IterationLimit);
return AO.Order[Pos];
}
/// Advance the iterator to the next position. If that's past the Hints
/// list, advance to the first value that's not also in the Hints list.
Iterator &operator++() {
if (Pos < AO.IterationLimit)
++Pos;
while (Pos >= 0 && Pos < AO.IterationLimit && AO.isHint(AO.Order[Pos]))
++Pos;
return *this;
}
bool operator==(const Iterator &Other) const {
assert(&AO == &Other.AO);
return Pos == Other.Pos;
}
bool operator!=(const Iterator &Other) const { return !(*this == Other); }
};
/// Create a new AllocationOrder for VirtReg.
/// @param VirtReg Virtual register to allocate for.
/// @param VRM Virtual register map for function.
/// @param RegClassInfo Information about reserved and allocatable registers.
static AllocationOrder create(unsigned VirtReg, const VirtRegMap &VRM,
const RegisterClassInfo &RegClassInfo,
const LiveRegMatrix *Matrix);
/// Create an AllocationOrder given the Hits, Order, and HardHits values.
/// Use the create method above - the ctor is for unittests.
AllocationOrder(SmallVector<MCPhysReg, 16> &&Hints, ArrayRef<MCPhysReg> Order,
bool HardHints)
: Hints(std::move(Hints)), Order(Order),
IterationLimit(HardHints ? 0 : static_cast<int>(Order.size())) {}
Iterator begin() const {
return Iterator(*this, -(static_cast<int>(Hints.size())));
}
Iterator end() const { return Iterator(*this, IterationLimit); }
Iterator getOrderLimitEnd(unsigned OrderLimit) const {
assert(OrderLimit <= Order.size());
if (OrderLimit == 0)
return end();
Iterator Ret(*this,
std::min(static_cast<int>(OrderLimit) - 1, IterationLimit));
return ++Ret;
}
/// Get the allocation order without reordered hints.
ArrayRef<MCPhysReg> getOrder() const { return Order; }
/// Return true if Reg is a preferred physical register.
bool isHint(Register Reg) const {
assert(!Reg.isPhysical() ||
Reg.id() <
static_cast<uint32_t>(std::numeric_limits<MCPhysReg>::max()));
return Reg.isPhysical() && is_contained(Hints, Reg.id());
}
};
} // end namespace llvm
#endif
|
