summaryrefslogtreecommitdiffstats
path: root/contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp
diff options
context:
space:
mode:
authororivej <[email protected]>2022-02-10 16:44:49 +0300
committerDaniil Cherednik <[email protected]>2022-02-10 16:44:49 +0300
commit718c552901d703c502ccbefdfc3c9028d608b947 (patch)
tree46534a98bbefcd7b1f3faa5b52c138ab27db75b7 /contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp
parente9656aae26e0358d5378e5b63dcac5c8dbe0e4d0 (diff)
Restoring authorship annotation for <[email protected]>. Commit 1 of 2.
Diffstat (limited to 'contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp')
-rw-r--r--contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp2186
1 files changed, 1093 insertions, 1093 deletions
diff --git a/contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp b/contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp
index 331664f875b..e83c835e4e2 100644
--- a/contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp
+++ b/contrib/libs/llvm12/utils/TableGen/X86DisassemblerTables.cpp
@@ -1,1094 +1,1094 @@
-//===- X86DisassemblerTables.cpp - Disassembler tables ----------*- C++ -*-===//
-//
-// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
-// See https://llvm.org/LICENSE.txt for license information.
-// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
-//
-//===----------------------------------------------------------------------===//
-//
-// This file is part of the X86 Disassembler Emitter.
-// It contains the implementation of the disassembler tables.
-// Documentation for the disassembler emitter in general can be found in
-// X86DisassemblerEmitter.h.
-//
-//===----------------------------------------------------------------------===//
-
-#include "X86DisassemblerTables.h"
-#include "X86DisassemblerShared.h"
-#include "llvm/ADT/STLExtras.h"
-#include "llvm/Support/ErrorHandling.h"
-#include "llvm/Support/Format.h"
-#include <map>
-
-using namespace llvm;
-using namespace X86Disassembler;
-
-/// stringForContext - Returns a string containing the name of a particular
-/// InstructionContext, usually for diagnostic purposes.
-///
-/// @param insnContext - The instruction class to transform to a string.
-/// @return - A statically-allocated string constant that contains the
-/// name of the instruction class.
-static inline const char* stringForContext(InstructionContext insnContext) {
- switch (insnContext) {
- default:
- llvm_unreachable("Unhandled instruction class");
-#define ENUM_ENTRY(n, r, d) case n: return #n; break;
-#define ENUM_ENTRY_K_B(n, r, d) ENUM_ENTRY(n, r, d) ENUM_ENTRY(n##_K_B, r, d)\
- ENUM_ENTRY(n##_KZ, r, d) ENUM_ENTRY(n##_K, r, d) ENUM_ENTRY(n##_B, r, d)\
- ENUM_ENTRY(n##_KZ_B, r, d)
- INSTRUCTION_CONTEXTS
-#undef ENUM_ENTRY
-#undef ENUM_ENTRY_K_B
- }
-}
-
-/// stringForOperandType - Like stringForContext, but for OperandTypes.
-static inline const char* stringForOperandType(OperandType type) {
- switch (type) {
- default:
- llvm_unreachable("Unhandled type");
-#define ENUM_ENTRY(i, d) case i: return #i;
- TYPES
-#undef ENUM_ENTRY
- }
-}
-
-/// stringForOperandEncoding - like stringForContext, but for
-/// OperandEncodings.
-static inline const char* stringForOperandEncoding(OperandEncoding encoding) {
- switch (encoding) {
- default:
- llvm_unreachable("Unhandled encoding");
-#define ENUM_ENTRY(i, d) case i: return #i;
- ENCODINGS
-#undef ENUM_ENTRY
- }
-}
-
-/// inheritsFrom - Indicates whether all instructions in one class also belong
-/// to another class.
-///
-/// @param child - The class that may be the subset
-/// @param parent - The class that may be the superset
-/// @return - True if child is a subset of parent, false otherwise.
-static inline bool inheritsFrom(InstructionContext child,
- InstructionContext parent, bool noPrefix = true,
- bool VEX_LIG = false, bool VEX_WIG = false,
- bool AdSize64 = false) {
- if (child == parent)
- return true;
-
- switch (parent) {
- case IC:
- return(inheritsFrom(child, IC_64BIT, AdSize64) ||
- (noPrefix && inheritsFrom(child, IC_OPSIZE, noPrefix)) ||
- inheritsFrom(child, IC_ADSIZE) ||
- (noPrefix && inheritsFrom(child, IC_XD, noPrefix)) ||
- (noPrefix && inheritsFrom(child, IC_XS, noPrefix)));
- case IC_64BIT:
- return(inheritsFrom(child, IC_64BIT_REXW) ||
- (noPrefix && inheritsFrom(child, IC_64BIT_OPSIZE, noPrefix)) ||
- (!AdSize64 && inheritsFrom(child, IC_64BIT_ADSIZE)) ||
- (noPrefix && inheritsFrom(child, IC_64BIT_XD, noPrefix)) ||
- (noPrefix && inheritsFrom(child, IC_64BIT_XS, noPrefix)));
- case IC_OPSIZE:
- return inheritsFrom(child, IC_64BIT_OPSIZE) ||
- inheritsFrom(child, IC_OPSIZE_ADSIZE);
- case IC_ADSIZE:
- return (noPrefix && inheritsFrom(child, IC_OPSIZE_ADSIZE, noPrefix));
- case IC_OPSIZE_ADSIZE:
- return false;
- case IC_64BIT_ADSIZE:
- return (noPrefix && inheritsFrom(child, IC_64BIT_OPSIZE_ADSIZE, noPrefix));
- case IC_64BIT_OPSIZE_ADSIZE:
- return false;
- case IC_XD:
- return inheritsFrom(child, IC_64BIT_XD);
- case IC_XS:
- return inheritsFrom(child, IC_64BIT_XS);
- case IC_XD_OPSIZE:
- return inheritsFrom(child, IC_64BIT_XD_OPSIZE);
- case IC_XS_OPSIZE:
- return inheritsFrom(child, IC_64BIT_XS_OPSIZE);
- case IC_XD_ADSIZE:
- return inheritsFrom(child, IC_64BIT_XD_ADSIZE);
- case IC_XS_ADSIZE:
- return inheritsFrom(child, IC_64BIT_XS_ADSIZE);
- case IC_64BIT_REXW:
- return((noPrefix && inheritsFrom(child, IC_64BIT_REXW_XS, noPrefix)) ||
- (noPrefix && inheritsFrom(child, IC_64BIT_REXW_XD, noPrefix)) ||
- (noPrefix && inheritsFrom(child, IC_64BIT_REXW_OPSIZE, noPrefix)) ||
- (!AdSize64 && inheritsFrom(child, IC_64BIT_REXW_ADSIZE)));
- case IC_64BIT_OPSIZE:
- return inheritsFrom(child, IC_64BIT_REXW_OPSIZE) ||
- (!AdSize64 && inheritsFrom(child, IC_64BIT_OPSIZE_ADSIZE)) ||
- (!AdSize64 && inheritsFrom(child, IC_64BIT_REXW_ADSIZE));
- case IC_64BIT_XD:
- return(inheritsFrom(child, IC_64BIT_REXW_XD) ||
- (!AdSize64 && inheritsFrom(child, IC_64BIT_XD_ADSIZE)));
- case IC_64BIT_XS:
- return(inheritsFrom(child, IC_64BIT_REXW_XS) ||
- (!AdSize64 && inheritsFrom(child, IC_64BIT_XS_ADSIZE)));
- case IC_64BIT_XD_OPSIZE:
- case IC_64BIT_XS_OPSIZE:
- return false;
- case IC_64BIT_XD_ADSIZE:
- case IC_64BIT_XS_ADSIZE:
- return false;
- case IC_64BIT_REXW_XD:
- case IC_64BIT_REXW_XS:
- case IC_64BIT_REXW_OPSIZE:
- case IC_64BIT_REXW_ADSIZE:
- return false;
- case IC_VEX:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W)) ||
- (VEX_WIG && inheritsFrom(child, IC_VEX_W)) ||
- (VEX_LIG && inheritsFrom(child, IC_VEX_L));
- case IC_VEX_XS:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XS)) ||
- (VEX_WIG && inheritsFrom(child, IC_VEX_W_XS)) ||
- (VEX_LIG && inheritsFrom(child, IC_VEX_L_XS));
- case IC_VEX_XD:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XD)) ||
- (VEX_WIG && inheritsFrom(child, IC_VEX_W_XD)) ||
- (VEX_LIG && inheritsFrom(child, IC_VEX_L_XD));
- case IC_VEX_OPSIZE:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE)) ||
- (VEX_WIG && inheritsFrom(child, IC_VEX_W_OPSIZE)) ||
- (VEX_LIG && inheritsFrom(child, IC_VEX_L_OPSIZE));
- case IC_VEX_W:
- return VEX_LIG && inheritsFrom(child, IC_VEX_L_W);
- case IC_VEX_W_XS:
- return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_XS);
- case IC_VEX_W_XD:
- return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_XD);
- case IC_VEX_W_OPSIZE:
- return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE);
- case IC_VEX_L:
- return VEX_WIG && inheritsFrom(child, IC_VEX_L_W);
- case IC_VEX_L_XS:
- return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XS);
- case IC_VEX_L_XD:
- return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XD);
- case IC_VEX_L_OPSIZE:
- return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE);
- case IC_VEX_L_W:
- case IC_VEX_L_W_XS:
- case IC_VEX_L_W_XD:
- case IC_VEX_L_W_OPSIZE:
- return false;
- case IC_EVEX:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2));
- case IC_EVEX_XS:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS));
- case IC_EVEX_XD:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD));
- case IC_EVEX_OPSIZE:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE));
- case IC_EVEX_K:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_K));
- case IC_EVEX_XS_K:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_K));
- case IC_EVEX_XD_K:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_K));
- case IC_EVEX_OPSIZE_K:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_K));
- case IC_EVEX_KZ:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_KZ));
- case IC_EVEX_XS_KZ:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_KZ));
- case IC_EVEX_XD_KZ:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_KZ));
- case IC_EVEX_OPSIZE_KZ:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_KZ));
- case IC_EVEX_W:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W));
- case IC_EVEX_W_XS:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS));
- case IC_EVEX_W_XD:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD));
- case IC_EVEX_W_OPSIZE:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE));
- case IC_EVEX_W_K:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_K));
- case IC_EVEX_W_XS_K:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K));
- case IC_EVEX_W_XD_K:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K));
- case IC_EVEX_W_OPSIZE_K:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K));
- case IC_EVEX_W_KZ:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_KZ));
- case IC_EVEX_W_XS_KZ:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ));
- case IC_EVEX_W_XD_KZ:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ));
- case IC_EVEX_W_OPSIZE_KZ:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ));
- case IC_EVEX_L:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W);
- case IC_EVEX_L_XS:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS);
- case IC_EVEX_L_XD:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD);
- case IC_EVEX_L_OPSIZE:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE);
- case IC_EVEX_L_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K);
- case IC_EVEX_L_XS_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K);
- case IC_EVEX_L_XD_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K);
- case IC_EVEX_L_OPSIZE_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K);
- case IC_EVEX_L_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ);
- case IC_EVEX_L_XS_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ);
- case IC_EVEX_L_XD_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ);
- case IC_EVEX_L_OPSIZE_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ);
- case IC_EVEX_L_W:
- case IC_EVEX_L_W_XS:
- case IC_EVEX_L_W_XD:
- case IC_EVEX_L_W_OPSIZE:
- return false;
- case IC_EVEX_L_W_K:
- case IC_EVEX_L_W_XS_K:
- case IC_EVEX_L_W_XD_K:
- case IC_EVEX_L_W_OPSIZE_K:
- return false;
- case IC_EVEX_L_W_KZ:
- case IC_EVEX_L_W_XS_KZ:
- case IC_EVEX_L_W_XD_KZ:
- case IC_EVEX_L_W_OPSIZE_KZ:
- return false;
- case IC_EVEX_L2:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W);
- case IC_EVEX_L2_XS:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS);
- case IC_EVEX_L2_XD:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD);
- case IC_EVEX_L2_OPSIZE:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE);
- case IC_EVEX_L2_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K);
- case IC_EVEX_L2_XS_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K);
- case IC_EVEX_L2_XD_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K);
- case IC_EVEX_L2_OPSIZE_K:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K);
- case IC_EVEX_L2_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ);
- case IC_EVEX_L2_XS_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ);
- case IC_EVEX_L2_XD_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ);
- case IC_EVEX_L2_OPSIZE_KZ:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ);
- case IC_EVEX_L2_W:
- case IC_EVEX_L2_W_XS:
- case IC_EVEX_L2_W_XD:
- case IC_EVEX_L2_W_OPSIZE:
- return false;
- case IC_EVEX_L2_W_K:
- case IC_EVEX_L2_W_XS_K:
- case IC_EVEX_L2_W_XD_K:
- case IC_EVEX_L2_W_OPSIZE_K:
- return false;
- case IC_EVEX_L2_W_KZ:
- case IC_EVEX_L2_W_XS_KZ:
- case IC_EVEX_L2_W_XD_KZ:
- case IC_EVEX_L2_W_OPSIZE_KZ:
- return false;
- case IC_EVEX_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_B));
- case IC_EVEX_XS_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_B));
- case IC_EVEX_XD_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_B));
- case IC_EVEX_OPSIZE_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_B));
- case IC_EVEX_K_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_K_B));
- case IC_EVEX_XS_K_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_K_B));
- case IC_EVEX_XD_K_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_K_B));
- case IC_EVEX_OPSIZE_K_B:
- return (VEX_LIG && VEX_WIG &&
- inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B)) ||
- (VEX_LIG && VEX_WIG &&
- inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_K_B));
- case IC_EVEX_KZ_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_KZ_B));
- case IC_EVEX_XS_KZ_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_KZ_B));
- case IC_EVEX_XD_KZ_B:
- return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B)) ||
- (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_KZ_B));
- case IC_EVEX_OPSIZE_KZ_B:
- return (VEX_LIG && VEX_WIG &&
- inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B)) ||
- (VEX_LIG && VEX_WIG &&
- inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B)) ||
- (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_KZ_B));
- case IC_EVEX_W_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_B));
- case IC_EVEX_W_XS_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B));
- case IC_EVEX_W_XD_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B));
- case IC_EVEX_W_OPSIZE_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B));
- case IC_EVEX_W_K_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_K_B));
- case IC_EVEX_W_XS_K_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B));
- case IC_EVEX_W_XD_K_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B));
- case IC_EVEX_W_OPSIZE_K_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B));
- case IC_EVEX_W_KZ_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B));
- case IC_EVEX_W_XS_KZ_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B));
- case IC_EVEX_W_XD_KZ_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B));
- case IC_EVEX_W_OPSIZE_KZ_B:
- return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B)) ||
- (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B));
- case IC_EVEX_L_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_B);
- case IC_EVEX_L_XS_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_B);
- case IC_EVEX_L_XD_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_B);
- case IC_EVEX_L_OPSIZE_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B);
- case IC_EVEX_L_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K_B);
- case IC_EVEX_L_XS_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B);
- case IC_EVEX_L_XD_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B);
- case IC_EVEX_L_OPSIZE_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B);
- case IC_EVEX_L_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B);
- case IC_EVEX_L_XS_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B);
- case IC_EVEX_L_XD_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B);
- case IC_EVEX_L_OPSIZE_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B);
- case IC_EVEX_L_W_B:
- case IC_EVEX_L_W_XS_B:
- case IC_EVEX_L_W_XD_B:
- case IC_EVEX_L_W_OPSIZE_B:
- return false;
- case IC_EVEX_L_W_K_B:
- case IC_EVEX_L_W_XS_K_B:
- case IC_EVEX_L_W_XD_K_B:
- case IC_EVEX_L_W_OPSIZE_K_B:
- return false;
- case IC_EVEX_L_W_KZ_B:
- case IC_EVEX_L_W_XS_KZ_B:
- case IC_EVEX_L_W_XD_KZ_B:
- case IC_EVEX_L_W_OPSIZE_KZ_B:
- return false;
- case IC_EVEX_L2_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_B);
- case IC_EVEX_L2_XS_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B);
- case IC_EVEX_L2_XD_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B);
- case IC_EVEX_L2_OPSIZE_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B);
- case IC_EVEX_L2_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K_B);
- case IC_EVEX_L2_XS_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B);
- case IC_EVEX_L2_XD_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B);
- case IC_EVEX_L2_OPSIZE_K_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B);
- case IC_EVEX_L2_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B);
- case IC_EVEX_L2_XS_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B);
- case IC_EVEX_L2_XD_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B);
- case IC_EVEX_L2_OPSIZE_KZ_B:
- return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B);
- case IC_EVEX_L2_W_B:
- case IC_EVEX_L2_W_XS_B:
- case IC_EVEX_L2_W_XD_B:
- case IC_EVEX_L2_W_OPSIZE_B:
- return false;
- case IC_EVEX_L2_W_K_B:
- case IC_EVEX_L2_W_XS_K_B:
- case IC_EVEX_L2_W_XD_K_B:
- case IC_EVEX_L2_W_OPSIZE_K_B:
- return false;
- case IC_EVEX_L2_W_KZ_B:
- case IC_EVEX_L2_W_XS_KZ_B:
- case IC_EVEX_L2_W_XD_KZ_B:
- case IC_EVEX_L2_W_OPSIZE_KZ_B:
- return false;
- default:
- errs() << "Unknown instruction class: " <<
- stringForContext((InstructionContext)parent) << "\n";
- llvm_unreachable("Unknown instruction class");
- }
-}
-
-/// outranks - Indicates whether, if an instruction has two different applicable
-/// classes, which class should be preferred when performing decode. This
-/// imposes a total ordering (ties are resolved toward "lower")
-///
-/// @param upper - The class that may be preferable
-/// @param lower - The class that may be less preferable
-/// @return - True if upper is to be preferred, false otherwise.
-static inline bool outranks(InstructionContext upper,
- InstructionContext lower) {
- assert(upper < IC_max);
- assert(lower < IC_max);
-
-#define ENUM_ENTRY(n, r, d) r,
-#define ENUM_ENTRY_K_B(n, r, d) ENUM_ENTRY(n, r, d) \
- ENUM_ENTRY(n##_K_B, r, d) ENUM_ENTRY(n##_KZ_B, r, d) \
- ENUM_ENTRY(n##_KZ, r, d) ENUM_ENTRY(n##_K, r, d) ENUM_ENTRY(n##_B, r, d)
- static int ranks[IC_max] = {
- INSTRUCTION_CONTEXTS
- };
-#undef ENUM_ENTRY
-#undef ENUM_ENTRY_K_B
-
- return (ranks[upper] > ranks[lower]);
-}
-
-/// getDecisionType - Determines whether a ModRM decision with 255 entries can
-/// be compacted by eliminating redundant information.
-///
-/// @param decision - The decision to be compacted.
-/// @return - The compactest available representation for the decision.
-static ModRMDecisionType getDecisionType(ModRMDecision &decision) {
- bool satisfiesOneEntry = true;
- bool satisfiesSplitRM = true;
- bool satisfiesSplitReg = true;
- bool satisfiesSplitMisc = true;
-
- for (unsigned index = 0; index < 256; ++index) {
- if (decision.instructionIDs[index] != decision.instructionIDs[0])
- satisfiesOneEntry = false;
-
- if (((index & 0xc0) == 0xc0) &&
- (decision.instructionIDs[index] != decision.instructionIDs[0xc0]))
- satisfiesSplitRM = false;
-
- if (((index & 0xc0) != 0xc0) &&
- (decision.instructionIDs[index] != decision.instructionIDs[0x00]))
- satisfiesSplitRM = false;
-
- if (((index & 0xc0) == 0xc0) &&
- (decision.instructionIDs[index] != decision.instructionIDs[index&0xf8]))
- satisfiesSplitReg = false;
-
- if (((index & 0xc0) != 0xc0) &&
- (decision.instructionIDs[index] != decision.instructionIDs[index&0x38]))
- satisfiesSplitMisc = false;
- }
-
- if (satisfiesOneEntry)
- return MODRM_ONEENTRY;
-
- if (satisfiesSplitRM)
- return MODRM_SPLITRM;
-
- if (satisfiesSplitReg && satisfiesSplitMisc)
- return MODRM_SPLITREG;
-
- if (satisfiesSplitMisc)
- return MODRM_SPLITMISC;
-
- return MODRM_FULL;
-}
-
-/// stringForDecisionType - Returns a statically-allocated string corresponding
-/// to a particular decision type.
-///
-/// @param dt - The decision type.
-/// @return - A pointer to the statically-allocated string (e.g.,
-/// "MODRM_ONEENTRY" for MODRM_ONEENTRY).
-static const char* stringForDecisionType(ModRMDecisionType dt) {
-#define ENUM_ENTRY(n) case n: return #n;
- switch (dt) {
- default:
- llvm_unreachable("Unknown decision type");
- MODRMTYPES
- };
-#undef ENUM_ENTRY
-}
-
-DisassemblerTables::DisassemblerTables() {
- for (unsigned i = 0; i < array_lengthof(Tables); i++)
- Tables[i] = std::make_unique<ContextDecision>();
-
- HasConflicts = false;
-}
-
-DisassemblerTables::~DisassemblerTables() {
-}
-
-void DisassemblerTables::emitModRMDecision(raw_ostream &o1, raw_ostream &o2,
- unsigned &i1, unsigned &i2,
- unsigned &ModRMTableNum,
- ModRMDecision &decision) const {
- static uint32_t sTableNumber = 0;
- static uint32_t sEntryNumber = 1;
- ModRMDecisionType dt = getDecisionType(decision);
-
- if (dt == MODRM_ONEENTRY && decision.instructionIDs[0] == 0) {
- // Empty table.
- o2 << "{" << stringForDecisionType(dt) << ", 0}";
- return;
- }
-
- std::vector<unsigned> ModRMDecision;
-
- switch (dt) {
- default:
- llvm_unreachable("Unknown decision type");
- case MODRM_ONEENTRY:
- ModRMDecision.push_back(decision.instructionIDs[0]);
- break;
- case MODRM_SPLITRM:
- ModRMDecision.push_back(decision.instructionIDs[0x00]);
- ModRMDecision.push_back(decision.instructionIDs[0xc0]);
- break;
- case MODRM_SPLITREG:
- for (unsigned index = 0; index < 64; index += 8)
- ModRMDecision.push_back(decision.instructionIDs[index]);
- for (unsigned index = 0xc0; index < 256; index += 8)
- ModRMDecision.push_back(decision.instructionIDs[index]);
- break;
- case MODRM_SPLITMISC:
- for (unsigned index = 0; index < 64; index += 8)
- ModRMDecision.push_back(decision.instructionIDs[index]);
- for (unsigned index = 0xc0; index < 256; ++index)
- ModRMDecision.push_back(decision.instructionIDs[index]);
- break;
- case MODRM_FULL:
- for (unsigned index = 0; index < 256; ++index)
- ModRMDecision.push_back(decision.instructionIDs[index]);
- break;
- }
-
- unsigned &EntryNumber = ModRMTable[ModRMDecision];
- if (EntryNumber == 0) {
- EntryNumber = ModRMTableNum;
-
- ModRMTableNum += ModRMDecision.size();
- o1 << "/*Table" << EntryNumber << "*/\n";
- i1++;
- for (std::vector<unsigned>::const_iterator I = ModRMDecision.begin(),
- E = ModRMDecision.end(); I != E; ++I) {
- o1.indent(i1 * 2) << format("0x%hx", *I) << ", /*"
- << InstructionSpecifiers[*I].name << "*/\n";
- }
- i1--;
- }
-
- o2 << "{" << stringForDecisionType(dt) << ", " << EntryNumber << "}";
-
- switch (dt) {
- default:
- llvm_unreachable("Unknown decision type");
- case MODRM_ONEENTRY:
- sEntryNumber += 1;
- break;
- case MODRM_SPLITRM:
- sEntryNumber += 2;
- break;
- case MODRM_SPLITREG:
- sEntryNumber += 16;
- break;
- case MODRM_SPLITMISC:
- sEntryNumber += 8 + 64;
- break;
- case MODRM_FULL:
- sEntryNumber += 256;
- break;
- }
-
- // We assume that the index can fit into uint16_t.
- assert(sEntryNumber < 65536U &&
- "Index into ModRMDecision is too large for uint16_t!");
-
- ++sTableNumber;
-}
-
-void DisassemblerTables::emitOpcodeDecision(raw_ostream &o1, raw_ostream &o2,
- unsigned &i1, unsigned &i2,
- unsigned &ModRMTableNum,
- OpcodeDecision &opDecision) const {
- o2 << "{";
- ++i2;
-
- unsigned index;
- for (index = 0; index < 256; ++index) {
- auto &decision = opDecision.modRMDecisions[index];
- ModRMDecisionType dt = getDecisionType(decision);
- if (!(dt == MODRM_ONEENTRY && decision.instructionIDs[0] == 0))
- break;
- }
- if (index == 256) {
- // If all 256 entries are MODRM_ONEENTRY, omit output.
+//===- X86DisassemblerTables.cpp - Disassembler tables ----------*- C++ -*-===//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
+//
+//===----------------------------------------------------------------------===//
+//
+// This file is part of the X86 Disassembler Emitter.
+// It contains the implementation of the disassembler tables.
+// Documentation for the disassembler emitter in general can be found in
+// X86DisassemblerEmitter.h.
+//
+//===----------------------------------------------------------------------===//
+
+#include "X86DisassemblerTables.h"
+#include "X86DisassemblerShared.h"
+#include "llvm/ADT/STLExtras.h"
+#include "llvm/Support/ErrorHandling.h"
+#include "llvm/Support/Format.h"
+#include <map>
+
+using namespace llvm;
+using namespace X86Disassembler;
+
+/// stringForContext - Returns a string containing the name of a particular
+/// InstructionContext, usually for diagnostic purposes.
+///
+/// @param insnContext - The instruction class to transform to a string.
+/// @return - A statically-allocated string constant that contains the
+/// name of the instruction class.
+static inline const char* stringForContext(InstructionContext insnContext) {
+ switch (insnContext) {
+ default:
+ llvm_unreachable("Unhandled instruction class");
+#define ENUM_ENTRY(n, r, d) case n: return #n; break;
+#define ENUM_ENTRY_K_B(n, r, d) ENUM_ENTRY(n, r, d) ENUM_ENTRY(n##_K_B, r, d)\
+ ENUM_ENTRY(n##_KZ, r, d) ENUM_ENTRY(n##_K, r, d) ENUM_ENTRY(n##_B, r, d)\
+ ENUM_ENTRY(n##_KZ_B, r, d)
+ INSTRUCTION_CONTEXTS
+#undef ENUM_ENTRY
+#undef ENUM_ENTRY_K_B
+ }
+}
+
+/// stringForOperandType - Like stringForContext, but for OperandTypes.
+static inline const char* stringForOperandType(OperandType type) {
+ switch (type) {
+ default:
+ llvm_unreachable("Unhandled type");
+#define ENUM_ENTRY(i, d) case i: return #i;
+ TYPES
+#undef ENUM_ENTRY
+ }
+}
+
+/// stringForOperandEncoding - like stringForContext, but for
+/// OperandEncodings.
+static inline const char* stringForOperandEncoding(OperandEncoding encoding) {
+ switch (encoding) {
+ default:
+ llvm_unreachable("Unhandled encoding");
+#define ENUM_ENTRY(i, d) case i: return #i;
+ ENCODINGS
+#undef ENUM_ENTRY
+ }
+}
+
+/// inheritsFrom - Indicates whether all instructions in one class also belong
+/// to another class.
+///
+/// @param child - The class that may be the subset
+/// @param parent - The class that may be the superset
+/// @return - True if child is a subset of parent, false otherwise.
+static inline bool inheritsFrom(InstructionContext child,
+ InstructionContext parent, bool noPrefix = true,
+ bool VEX_LIG = false, bool VEX_WIG = false,
+ bool AdSize64 = false) {
+ if (child == parent)
+ return true;
+
+ switch (parent) {
+ case IC:
+ return(inheritsFrom(child, IC_64BIT, AdSize64) ||
+ (noPrefix && inheritsFrom(child, IC_OPSIZE, noPrefix)) ||
+ inheritsFrom(child, IC_ADSIZE) ||
+ (noPrefix && inheritsFrom(child, IC_XD, noPrefix)) ||
+ (noPrefix && inheritsFrom(child, IC_XS, noPrefix)));
+ case IC_64BIT:
+ return(inheritsFrom(child, IC_64BIT_REXW) ||
+ (noPrefix && inheritsFrom(child, IC_64BIT_OPSIZE, noPrefix)) ||
+ (!AdSize64 && inheritsFrom(child, IC_64BIT_ADSIZE)) ||
+ (noPrefix && inheritsFrom(child, IC_64BIT_XD, noPrefix)) ||
+ (noPrefix && inheritsFrom(child, IC_64BIT_XS, noPrefix)));
+ case IC_OPSIZE:
+ return inheritsFrom(child, IC_64BIT_OPSIZE) ||
+ inheritsFrom(child, IC_OPSIZE_ADSIZE);
+ case IC_ADSIZE:
+ return (noPrefix && inheritsFrom(child, IC_OPSIZE_ADSIZE, noPrefix));
+ case IC_OPSIZE_ADSIZE:
+ return false;
+ case IC_64BIT_ADSIZE:
+ return (noPrefix && inheritsFrom(child, IC_64BIT_OPSIZE_ADSIZE, noPrefix));
+ case IC_64BIT_OPSIZE_ADSIZE:
+ return false;
+ case IC_XD:
+ return inheritsFrom(child, IC_64BIT_XD);
+ case IC_XS:
+ return inheritsFrom(child, IC_64BIT_XS);
+ case IC_XD_OPSIZE:
+ return inheritsFrom(child, IC_64BIT_XD_OPSIZE);
+ case IC_XS_OPSIZE:
+ return inheritsFrom(child, IC_64BIT_XS_OPSIZE);
+ case IC_XD_ADSIZE:
+ return inheritsFrom(child, IC_64BIT_XD_ADSIZE);
+ case IC_XS_ADSIZE:
+ return inheritsFrom(child, IC_64BIT_XS_ADSIZE);
+ case IC_64BIT_REXW:
+ return((noPrefix && inheritsFrom(child, IC_64BIT_REXW_XS, noPrefix)) ||
+ (noPrefix && inheritsFrom(child, IC_64BIT_REXW_XD, noPrefix)) ||
+ (noPrefix && inheritsFrom(child, IC_64BIT_REXW_OPSIZE, noPrefix)) ||
+ (!AdSize64 && inheritsFrom(child, IC_64BIT_REXW_ADSIZE)));
+ case IC_64BIT_OPSIZE:
+ return inheritsFrom(child, IC_64BIT_REXW_OPSIZE) ||
+ (!AdSize64 && inheritsFrom(child, IC_64BIT_OPSIZE_ADSIZE)) ||
+ (!AdSize64 && inheritsFrom(child, IC_64BIT_REXW_ADSIZE));
+ case IC_64BIT_XD:
+ return(inheritsFrom(child, IC_64BIT_REXW_XD) ||
+ (!AdSize64 && inheritsFrom(child, IC_64BIT_XD_ADSIZE)));
+ case IC_64BIT_XS:
+ return(inheritsFrom(child, IC_64BIT_REXW_XS) ||
+ (!AdSize64 && inheritsFrom(child, IC_64BIT_XS_ADSIZE)));
+ case IC_64BIT_XD_OPSIZE:
+ case IC_64BIT_XS_OPSIZE:
+ return false;
+ case IC_64BIT_XD_ADSIZE:
+ case IC_64BIT_XS_ADSIZE:
+ return false;
+ case IC_64BIT_REXW_XD:
+ case IC_64BIT_REXW_XS:
+ case IC_64BIT_REXW_OPSIZE:
+ case IC_64BIT_REXW_ADSIZE:
+ return false;
+ case IC_VEX:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W)) ||
+ (VEX_WIG && inheritsFrom(child, IC_VEX_W)) ||
+ (VEX_LIG && inheritsFrom(child, IC_VEX_L));
+ case IC_VEX_XS:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XS)) ||
+ (VEX_WIG && inheritsFrom(child, IC_VEX_W_XS)) ||
+ (VEX_LIG && inheritsFrom(child, IC_VEX_L_XS));
+ case IC_VEX_XD:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XD)) ||
+ (VEX_WIG && inheritsFrom(child, IC_VEX_W_XD)) ||
+ (VEX_LIG && inheritsFrom(child, IC_VEX_L_XD));
+ case IC_VEX_OPSIZE:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE)) ||
+ (VEX_WIG && inheritsFrom(child, IC_VEX_W_OPSIZE)) ||
+ (VEX_LIG && inheritsFrom(child, IC_VEX_L_OPSIZE));
+ case IC_VEX_W:
+ return VEX_LIG && inheritsFrom(child, IC_VEX_L_W);
+ case IC_VEX_W_XS:
+ return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_XS);
+ case IC_VEX_W_XD:
+ return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_XD);
+ case IC_VEX_W_OPSIZE:
+ return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE);
+ case IC_VEX_L:
+ return VEX_WIG && inheritsFrom(child, IC_VEX_L_W);
+ case IC_VEX_L_XS:
+ return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XS);
+ case IC_VEX_L_XD:
+ return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XD);
+ case IC_VEX_L_OPSIZE:
+ return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE);
+ case IC_VEX_L_W:
+ case IC_VEX_L_W_XS:
+ case IC_VEX_L_W_XD:
+ case IC_VEX_L_W_OPSIZE:
+ return false;
+ case IC_EVEX:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2));
+ case IC_EVEX_XS:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS));
+ case IC_EVEX_XD:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD));
+ case IC_EVEX_OPSIZE:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE));
+ case IC_EVEX_K:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_K));
+ case IC_EVEX_XS_K:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_K));
+ case IC_EVEX_XD_K:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_K));
+ case IC_EVEX_OPSIZE_K:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_K));
+ case IC_EVEX_KZ:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_KZ));
+ case IC_EVEX_XS_KZ:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_KZ));
+ case IC_EVEX_XD_KZ:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_KZ));
+ case IC_EVEX_OPSIZE_KZ:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_KZ));
+ case IC_EVEX_W:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W));
+ case IC_EVEX_W_XS:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS));
+ case IC_EVEX_W_XD:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD));
+ case IC_EVEX_W_OPSIZE:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE));
+ case IC_EVEX_W_K:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_K));
+ case IC_EVEX_W_XS_K:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K));
+ case IC_EVEX_W_XD_K:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K));
+ case IC_EVEX_W_OPSIZE_K:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K));
+ case IC_EVEX_W_KZ:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_KZ));
+ case IC_EVEX_W_XS_KZ:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ));
+ case IC_EVEX_W_XD_KZ:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ));
+ case IC_EVEX_W_OPSIZE_KZ:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ));
+ case IC_EVEX_L:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W);
+ case IC_EVEX_L_XS:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS);
+ case IC_EVEX_L_XD:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD);
+ case IC_EVEX_L_OPSIZE:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE);
+ case IC_EVEX_L_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K);
+ case IC_EVEX_L_XS_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K);
+ case IC_EVEX_L_XD_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K);
+ case IC_EVEX_L_OPSIZE_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K);
+ case IC_EVEX_L_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ);
+ case IC_EVEX_L_XS_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ);
+ case IC_EVEX_L_XD_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ);
+ case IC_EVEX_L_OPSIZE_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ);
+ case IC_EVEX_L_W:
+ case IC_EVEX_L_W_XS:
+ case IC_EVEX_L_W_XD:
+ case IC_EVEX_L_W_OPSIZE:
+ return false;
+ case IC_EVEX_L_W_K:
+ case IC_EVEX_L_W_XS_K:
+ case IC_EVEX_L_W_XD_K:
+ case IC_EVEX_L_W_OPSIZE_K:
+ return false;
+ case IC_EVEX_L_W_KZ:
+ case IC_EVEX_L_W_XS_KZ:
+ case IC_EVEX_L_W_XD_KZ:
+ case IC_EVEX_L_W_OPSIZE_KZ:
+ return false;
+ case IC_EVEX_L2:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W);
+ case IC_EVEX_L2_XS:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS);
+ case IC_EVEX_L2_XD:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD);
+ case IC_EVEX_L2_OPSIZE:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE);
+ case IC_EVEX_L2_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K);
+ case IC_EVEX_L2_XS_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K);
+ case IC_EVEX_L2_XD_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K);
+ case IC_EVEX_L2_OPSIZE_K:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K);
+ case IC_EVEX_L2_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ);
+ case IC_EVEX_L2_XS_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ);
+ case IC_EVEX_L2_XD_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ);
+ case IC_EVEX_L2_OPSIZE_KZ:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ);
+ case IC_EVEX_L2_W:
+ case IC_EVEX_L2_W_XS:
+ case IC_EVEX_L2_W_XD:
+ case IC_EVEX_L2_W_OPSIZE:
+ return false;
+ case IC_EVEX_L2_W_K:
+ case IC_EVEX_L2_W_XS_K:
+ case IC_EVEX_L2_W_XD_K:
+ case IC_EVEX_L2_W_OPSIZE_K:
+ return false;
+ case IC_EVEX_L2_W_KZ:
+ case IC_EVEX_L2_W_XS_KZ:
+ case IC_EVEX_L2_W_XD_KZ:
+ case IC_EVEX_L2_W_OPSIZE_KZ:
+ return false;
+ case IC_EVEX_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_B));
+ case IC_EVEX_XS_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_B));
+ case IC_EVEX_XD_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_B));
+ case IC_EVEX_OPSIZE_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_B));
+ case IC_EVEX_K_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_K_B));
+ case IC_EVEX_XS_K_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_K_B));
+ case IC_EVEX_XD_K_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_K_B));
+ case IC_EVEX_OPSIZE_K_B:
+ return (VEX_LIG && VEX_WIG &&
+ inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B)) ||
+ (VEX_LIG && VEX_WIG &&
+ inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_K_B));
+ case IC_EVEX_KZ_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_KZ_B));
+ case IC_EVEX_XS_KZ_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_KZ_B));
+ case IC_EVEX_XD_KZ_B:
+ return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B)) ||
+ (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_KZ_B));
+ case IC_EVEX_OPSIZE_KZ_B:
+ return (VEX_LIG && VEX_WIG &&
+ inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B)) ||
+ (VEX_LIG && VEX_WIG &&
+ inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B)) ||
+ (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_KZ_B));
+ case IC_EVEX_W_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_B));
+ case IC_EVEX_W_XS_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B));
+ case IC_EVEX_W_XD_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B));
+ case IC_EVEX_W_OPSIZE_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B));
+ case IC_EVEX_W_K_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_K_B));
+ case IC_EVEX_W_XS_K_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B));
+ case IC_EVEX_W_XD_K_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B));
+ case IC_EVEX_W_OPSIZE_K_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B));
+ case IC_EVEX_W_KZ_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B));
+ case IC_EVEX_W_XS_KZ_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B));
+ case IC_EVEX_W_XD_KZ_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B));
+ case IC_EVEX_W_OPSIZE_KZ_B:
+ return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B)) ||
+ (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B));
+ case IC_EVEX_L_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_B);
+ case IC_EVEX_L_XS_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_B);
+ case IC_EVEX_L_XD_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_B);
+ case IC_EVEX_L_OPSIZE_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B);
+ case IC_EVEX_L_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K_B);
+ case IC_EVEX_L_XS_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B);
+ case IC_EVEX_L_XD_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B);
+ case IC_EVEX_L_OPSIZE_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B);
+ case IC_EVEX_L_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B);
+ case IC_EVEX_L_XS_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B);
+ case IC_EVEX_L_XD_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B);
+ case IC_EVEX_L_OPSIZE_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B);
+ case IC_EVEX_L_W_B:
+ case IC_EVEX_L_W_XS_B:
+ case IC_EVEX_L_W_XD_B:
+ case IC_EVEX_L_W_OPSIZE_B:
+ return false;
+ case IC_EVEX_L_W_K_B:
+ case IC_EVEX_L_W_XS_K_B:
+ case IC_EVEX_L_W_XD_K_B:
+ case IC_EVEX_L_W_OPSIZE_K_B:
+ return false;
+ case IC_EVEX_L_W_KZ_B:
+ case IC_EVEX_L_W_XS_KZ_B:
+ case IC_EVEX_L_W_XD_KZ_B:
+ case IC_EVEX_L_W_OPSIZE_KZ_B:
+ return false;
+ case IC_EVEX_L2_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_B);
+ case IC_EVEX_L2_XS_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B);
+ case IC_EVEX_L2_XD_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B);
+ case IC_EVEX_L2_OPSIZE_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B);
+ case IC_EVEX_L2_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K_B);
+ case IC_EVEX_L2_XS_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B);
+ case IC_EVEX_L2_XD_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B);
+ case IC_EVEX_L2_OPSIZE_K_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B);
+ case IC_EVEX_L2_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B);
+ case IC_EVEX_L2_XS_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B);
+ case IC_EVEX_L2_XD_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B);
+ case IC_EVEX_L2_OPSIZE_KZ_B:
+ return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B);
+ case IC_EVEX_L2_W_B:
+ case IC_EVEX_L2_W_XS_B:
+ case IC_EVEX_L2_W_XD_B:
+ case IC_EVEX_L2_W_OPSIZE_B:
+ return false;
+ case IC_EVEX_L2_W_K_B:
+ case IC_EVEX_L2_W_XS_K_B:
+ case IC_EVEX_L2_W_XD_K_B:
+ case IC_EVEX_L2_W_OPSIZE_K_B:
+ return false;
+ case IC_EVEX_L2_W_KZ_B:
+ case IC_EVEX_L2_W_XS_KZ_B:
+ case IC_EVEX_L2_W_XD_KZ_B:
+ case IC_EVEX_L2_W_OPSIZE_KZ_B:
+ return false;
+ default:
+ errs() << "Unknown instruction class: " <<
+ stringForContext((InstructionContext)parent) << "\n";
+ llvm_unreachable("Unknown instruction class");
+ }
+}
+
+/// outranks - Indicates whether, if an instruction has two different applicable
+/// classes, which class should be preferred when performing decode. This
+/// imposes a total ordering (ties are resolved toward "lower")
+///
+/// @param upper - The class that may be preferable
+/// @param lower - The class that may be less preferable
+/// @return - True if upper is to be preferred, false otherwise.
+static inline bool outranks(InstructionContext upper,
+ InstructionContext lower) {
+ assert(upper < IC_max);
+ assert(lower < IC_max);
+
+#define ENUM_ENTRY(n, r, d) r,
+#define ENUM_ENTRY_K_B(n, r, d) ENUM_ENTRY(n, r, d) \
+ ENUM_ENTRY(n##_K_B, r, d) ENUM_ENTRY(n##_KZ_B, r, d) \
+ ENUM_ENTRY(n##_KZ, r, d) ENUM_ENTRY(n##_K, r, d) ENUM_ENTRY(n##_B, r, d)
+ static int ranks[IC_max] = {
+ INSTRUCTION_CONTEXTS
+ };
+#undef ENUM_ENTRY
+#undef ENUM_ENTRY_K_B
+
+ return (ranks[upper] > ranks[lower]);
+}
+
+/// getDecisionType - Determines whether a ModRM decision with 255 entries can
+/// be compacted by eliminating redundant information.
+///
+/// @param decision - The decision to be compacted.
+/// @return - The compactest available representation for the decision.
+static ModRMDecisionType getDecisionType(ModRMDecision &decision) {
+ bool satisfiesOneEntry = true;
+ bool satisfiesSplitRM = true;
+ bool satisfiesSplitReg = true;
+ bool satisfiesSplitMisc = true;
+
+ for (unsigned index = 0; index < 256; ++index) {
+ if (decision.instructionIDs[index] != decision.instructionIDs[0])
+ satisfiesOneEntry = false;
+
+ if (((index & 0xc0) == 0xc0) &&
+ (decision.instructionIDs[index] != decision.instructionIDs[0xc0]))
+ satisfiesSplitRM = false;
+
+ if (((index & 0xc0) != 0xc0) &&
+ (decision.instructionIDs[index] != decision.instructionIDs[0x00]))
+ satisfiesSplitRM = false;
+
+ if (((index & 0xc0) == 0xc0) &&
+ (decision.instructionIDs[index] != decision.instructionIDs[index&0xf8]))
+ satisfiesSplitReg = false;
+
+ if (((index & 0xc0) != 0xc0) &&
+ (decision.instructionIDs[index] != decision.instructionIDs[index&0x38]))
+ satisfiesSplitMisc = false;
+ }
+
+ if (satisfiesOneEntry)
+ return MODRM_ONEENTRY;
+
+ if (satisfiesSplitRM)
+ return MODRM_SPLITRM;
+
+ if (satisfiesSplitReg && satisfiesSplitMisc)
+ return MODRM_SPLITREG;
+
+ if (satisfiesSplitMisc)
+ return MODRM_SPLITMISC;
+
+ return MODRM_FULL;
+}
+
+/// stringForDecisionType - Returns a statically-allocated string corresponding
+/// to a particular decision type.
+///
+/// @param dt - The decision type.
+/// @return - A pointer to the statically-allocated string (e.g.,
+/// "MODRM_ONEENTRY" for MODRM_ONEENTRY).
+static const char* stringForDecisionType(ModRMDecisionType dt) {
+#define ENUM_ENTRY(n) case n: return #n;
+ switch (dt) {
+ default:
+ llvm_unreachable("Unknown decision type");
+ MODRMTYPES
+ };
+#undef ENUM_ENTRY
+}
+
+DisassemblerTables::DisassemblerTables() {
+ for (unsigned i = 0; i < array_lengthof(Tables); i++)
+ Tables[i] = std::make_unique<ContextDecision>();
+
+ HasConflicts = false;
+}
+
+DisassemblerTables::~DisassemblerTables() {
+}
+
+void DisassemblerTables::emitModRMDecision(raw_ostream &o1, raw_ostream &o2,
+ unsigned &i1, unsigned &i2,
+ unsigned &ModRMTableNum,
+ ModRMDecision &decision) const {
+ static uint32_t sTableNumber = 0;
+ static uint32_t sEntryNumber = 1;
+ ModRMDecisionType dt = getDecisionType(decision);
+
+ if (dt == MODRM_ONEENTRY && decision.instructionIDs[0] == 0) {
+ // Empty table.
+ o2 << "{" << stringForDecisionType(dt) << ", 0}";
+ return;
+ }
+
+ std::vector<unsigned> ModRMDecision;
+
+ switch (dt) {
+ default:
+ llvm_unreachable("Unknown decision type");
+ case MODRM_ONEENTRY:
+ ModRMDecision.push_back(decision.instructionIDs[0]);
+ break;
+ case MODRM_SPLITRM:
+ ModRMDecision.push_back(decision.instructionIDs[0x00]);
+ ModRMDecision.push_back(decision.instructionIDs[0xc0]);
+ break;
+ case MODRM_SPLITREG:
+ for (unsigned index = 0; index < 64; index += 8)
+ ModRMDecision.push_back(decision.instructionIDs[index]);
+ for (unsigned index = 0xc0; index < 256; index += 8)
+ ModRMDecision.push_back(decision.instructionIDs[index]);
+ break;
+ case MODRM_SPLITMISC:
+ for (unsigned index = 0; index < 64; index += 8)
+ ModRMDecision.push_back(decision.instructionIDs[index]);
+ for (unsigned index = 0xc0; index < 256; ++index)
+ ModRMDecision.push_back(decision.instructionIDs[index]);
+ break;
+ case MODRM_FULL:
+ for (unsigned index = 0; index < 256; ++index)
+ ModRMDecision.push_back(decision.instructionIDs[index]);
+ break;
+ }
+
+ unsigned &EntryNumber = ModRMTable[ModRMDecision];
+ if (EntryNumber == 0) {
+ EntryNumber = ModRMTableNum;
+
+ ModRMTableNum += ModRMDecision.size();
+ o1 << "/*Table" << EntryNumber << "*/\n";
+ i1++;
+ for (std::vector<unsigned>::const_iterator I = ModRMDecision.begin(),
+ E = ModRMDecision.end(); I != E; ++I) {
+ o1.indent(i1 * 2) << format("0x%hx", *I) << ", /*"
+ << InstructionSpecifiers[*I].name << "*/\n";
+ }
+ i1--;
+ }
+
+ o2 << "{" << stringForDecisionType(dt) << ", " << EntryNumber << "}";
+
+ switch (dt) {
+ default:
+ llvm_unreachable("Unknown decision type");
+ case MODRM_ONEENTRY:
+ sEntryNumber += 1;
+ break;
+ case MODRM_SPLITRM:
+ sEntryNumber += 2;
+ break;
+ case MODRM_SPLITREG:
+ sEntryNumber += 16;
+ break;
+ case MODRM_SPLITMISC:
+ sEntryNumber += 8 + 64;
+ break;
+ case MODRM_FULL:
+ sEntryNumber += 256;
+ break;
+ }
+
+ // We assume that the index can fit into uint16_t.
+ assert(sEntryNumber < 65536U &&
+ "Index into ModRMDecision is too large for uint16_t!");
+
+ ++sTableNumber;
+}
+
+void DisassemblerTables::emitOpcodeDecision(raw_ostream &o1, raw_ostream &o2,
+ unsigned &i1, unsigned &i2,
+ unsigned &ModRMTableNum,
+ OpcodeDecision &opDecision) const {
+ o2 << "{";
+ ++i2;
+
+ unsigned index;
+ for (index = 0; index < 256; ++index) {
+ auto &decision = opDecision.modRMDecisions[index];
+ ModRMDecisionType dt = getDecisionType(decision);
+ if (!(dt == MODRM_ONEENTRY && decision.instructionIDs[0] == 0))
+ break;
+ }
+ if (index == 256) {
+ // If all 256 entries are MODRM_ONEENTRY, omit output.
static_assert(MODRM_ONEENTRY == 0, "");
- --i2;
- o2 << "},\n";
- } else {
- o2 << " /* struct OpcodeDecision */ {\n";
- for (index = 0; index < 256; ++index) {
- o2.indent(i2);
-
- o2 << "/*0x" << format("%02hhx", index) << "*/";
-
- emitModRMDecision(o1, o2, i1, i2, ModRMTableNum,
- opDecision.modRMDecisions[index]);
-
- if (index < 255)
- o2 << ",";
-
- o2 << "\n";
- }
- o2.indent(i2) << "}\n";
- --i2;
- o2.indent(i2) << "},\n";
- }
-}
-
-void DisassemblerTables::emitContextDecision(raw_ostream &o1, raw_ostream &o2,
- unsigned &i1, unsigned &i2,
- unsigned &ModRMTableNum,
- ContextDecision &decision,
- const char* name) const {
- o2.indent(i2) << "static const struct ContextDecision " << name << " = {{/* opcodeDecisions */\n";
- i2++;
-
- for (unsigned index = 0; index < IC_max; ++index) {
- o2.indent(i2) << "/*";
- o2 << stringForContext((InstructionContext)index);
- o2 << "*/ ";
-
- emitOpcodeDecision(o1, o2, i1, i2, ModRMTableNum,
- decision.opcodeDecisions[index]);
- }
-
- i2--;
- o2.indent(i2) << "}};" << "\n";
-}
-
-void DisassemblerTables::emitInstructionInfo(raw_ostream &o,
- unsigned &i) const {
- unsigned NumInstructions = InstructionSpecifiers.size();
-
- o << "static const struct OperandSpecifier x86OperandSets[]["
- << X86_MAX_OPERANDS << "] = {\n";
-
- typedef SmallVector<std::pair<OperandEncoding, OperandType>,
- X86_MAX_OPERANDS> OperandListTy;
- std::map<OperandListTy, unsigned> OperandSets;
-
- unsigned OperandSetNum = 0;
- for (unsigned Index = 0; Index < NumInstructions; ++Index) {
- OperandListTy OperandList;
-
- for (unsigned OperandIndex = 0; OperandIndex < X86_MAX_OPERANDS;
- ++OperandIndex) {
- OperandEncoding Encoding = (OperandEncoding)InstructionSpecifiers[Index]
- .operands[OperandIndex].encoding;
- OperandType Type = (OperandType)InstructionSpecifiers[Index]
- .operands[OperandIndex].type;
- OperandList.push_back(std::make_pair(Encoding, Type));
- }
- unsigned &N = OperandSets[OperandList];
- if (N != 0) continue;
-
- N = ++OperandSetNum;
-
- o << " { /* " << (OperandSetNum - 1) << " */\n";
- for (unsigned i = 0, e = OperandList.size(); i != e; ++i) {
- const char *Encoding = stringForOperandEncoding(OperandList[i].first);
- const char *Type = stringForOperandType(OperandList[i].second);
- o << " { " << Encoding << ", " << Type << " },\n";
- }
- o << " },\n";
- }
- o << "};" << "\n\n";
-
- o.indent(i * 2) << "static const struct InstructionSpecifier ";
- o << INSTRUCTIONS_STR "[" << InstructionSpecifiers.size() << "] = {\n";
-
- i++;
-
- for (unsigned index = 0; index < NumInstructions; ++index) {
- o.indent(i * 2) << "{ /* " << index << " */\n";
- i++;
-
- OperandListTy OperandList;
- for (unsigned OperandIndex = 0; OperandIndex < X86_MAX_OPERANDS;
- ++OperandIndex) {
- OperandEncoding Encoding = (OperandEncoding)InstructionSpecifiers[index]
- .operands[OperandIndex].encoding;
- OperandType Type = (OperandType)InstructionSpecifiers[index]
- .operands[OperandIndex].type;
- OperandList.push_back(std::make_pair(Encoding, Type));
- }
- o.indent(i * 2) << (OperandSets[OperandList] - 1) << ",\n";
-
- o.indent(i * 2) << "/* " << InstructionSpecifiers[index].name << " */\n";
-
- i--;
- o.indent(i * 2) << "},\n";
- }
-
- i--;
- o.indent(i * 2) << "};" << "\n";
-}
-
-void DisassemblerTables::emitContextTable(raw_ostream &o, unsigned &i) const {
- o.indent(i * 2) << "static const uint8_t " CONTEXTS_STR
- "[" << ATTR_max << "] = {\n";
- i++;
-
- for (unsigned index = 0; index < ATTR_max; ++index) {
- o.indent(i * 2);
-
- if ((index & ATTR_EVEX) || (index & ATTR_VEX) || (index & ATTR_VEXL)) {
- if (index & ATTR_EVEX)
- o << "IC_EVEX";
- else
- o << "IC_VEX";
-
- if ((index & ATTR_EVEX) && (index & ATTR_EVEXL2))
- o << "_L2";
- else if (index & ATTR_VEXL)
- o << "_L";
-
- if (index & ATTR_REXW)
- o << "_W";
-
- if (index & ATTR_OPSIZE)
- o << "_OPSIZE";
- else if (index & ATTR_XD)
- o << "_XD";
- else if (index & ATTR_XS)
- o << "_XS";
-
- if ((index & ATTR_EVEX)) {
- if (index & ATTR_EVEXKZ)
- o << "_KZ";
- else if (index & ATTR_EVEXK)
- o << "_K";
-
- if (index & ATTR_EVEXB)
- o << "_B";
- }
- }
- else if ((index & ATTR_64BIT) && (index & ATTR_REXW) && (index & ATTR_XS))
- o << "IC_64BIT_REXW_XS";
- else if ((index & ATTR_64BIT) && (index & ATTR_REXW) && (index & ATTR_XD))
- o << "IC_64BIT_REXW_XD";
- else if ((index & ATTR_64BIT) && (index & ATTR_REXW) &&
- (index & ATTR_OPSIZE))
- o << "IC_64BIT_REXW_OPSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_REXW) &&
- (index & ATTR_ADSIZE))
- o << "IC_64BIT_REXW_ADSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_XD) && (index & ATTR_OPSIZE))
- o << "IC_64BIT_XD_OPSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_XD) && (index & ATTR_ADSIZE))
- o << "IC_64BIT_XD_ADSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_XS) && (index & ATTR_OPSIZE))
- o << "IC_64BIT_XS_OPSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_XS) && (index & ATTR_ADSIZE))
- o << "IC_64BIT_XS_ADSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_XS))
- o << "IC_64BIT_XS";
- else if ((index & ATTR_64BIT) && (index & ATTR_XD))
- o << "IC_64BIT_XD";
- else if ((index & ATTR_64BIT) && (index & ATTR_OPSIZE) &&
- (index & ATTR_ADSIZE))
- o << "IC_64BIT_OPSIZE_ADSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_OPSIZE))
- o << "IC_64BIT_OPSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_ADSIZE))
- o << "IC_64BIT_ADSIZE";
- else if ((index & ATTR_64BIT) && (index & ATTR_REXW))
- o << "IC_64BIT_REXW";
- else if ((index & ATTR_64BIT))
- o << "IC_64BIT";
- else if ((index & ATTR_XS) && (index & ATTR_OPSIZE))
- o << "IC_XS_OPSIZE";
- else if ((index & ATTR_XD) && (index & ATTR_OPSIZE))
- o << "IC_XD_OPSIZE";
- else if ((index & ATTR_XS) && (index & ATTR_ADSIZE))
- o << "IC_XS_ADSIZE";
- else if ((index & ATTR_XD) && (index & ATTR_ADSIZE))
- o << "IC_XD_ADSIZE";
- else if (index & ATTR_XS)
- o << "IC_XS";
- else if (index & ATTR_XD)
- o << "IC_XD";
- else if ((index & ATTR_OPSIZE) && (index & ATTR_ADSIZE))
- o << "IC_OPSIZE_ADSIZE";
- else if (index & ATTR_OPSIZE)
- o << "IC_OPSIZE";
- else if (index & ATTR_ADSIZE)
- o << "IC_ADSIZE";
- else
- o << "IC";
-
- o << ", // " << index << "\n";
- }
-
- i--;
- o.indent(i * 2) << "};" << "\n";
-}
-
-void DisassemblerTables::emitContextDecisions(raw_ostream &o1, raw_ostream &o2,
- unsigned &i1, unsigned &i2,
- unsigned &ModRMTableNum) const {
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[0], ONEBYTE_STR);
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[1], TWOBYTE_STR);
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[2], THREEBYTE38_STR);
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[3], THREEBYTE3A_STR);
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[4], XOP8_MAP_STR);
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[5], XOP9_MAP_STR);
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[6], XOPA_MAP_STR);
- emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[7], THREEDNOW_MAP_STR);
-}
-
-void DisassemblerTables::emit(raw_ostream &o) const {
- unsigned i1 = 0;
- unsigned i2 = 0;
-
- std::string s1;
- std::string s2;
-
- raw_string_ostream o1(s1);
- raw_string_ostream o2(s2);
-
- emitInstructionInfo(o, i2);
- o << "\n";
-
- emitContextTable(o, i2);
- o << "\n";
-
- unsigned ModRMTableNum = 0;
-
- o << "static const InstrUID modRMTable[] = {\n";
- i1++;
- std::vector<unsigned> EmptyTable(1, 0);
- ModRMTable[EmptyTable] = ModRMTableNum;
- ModRMTableNum += EmptyTable.size();
- o1 << "/*EmptyTable*/\n";
- o1.indent(i1 * 2) << "0x0,\n";
- i1--;
- emitContextDecisions(o1, o2, i1, i2, ModRMTableNum);
-
- o << o1.str();
- o << " 0x0\n";
- o << "};\n";
- o << "\n";
- o << o2.str();
- o << "\n";
- o << "\n";
-}
-
-void DisassemblerTables::setTableFields(ModRMDecision &decision,
- const ModRMFilter &filter,
- InstrUID uid,
- uint8_t opcode) {
- for (unsigned index = 0; index < 256; ++index) {
- if (filter.accepts(index)) {
- if (decision.instructionIDs[index] == uid)
- continue;
-
- if (decision.instructionIDs[index] != 0) {
- InstructionSpecifier &newInfo =
- InstructionSpecifiers[uid];
- InstructionSpecifier &previousInfo =
- InstructionSpecifiers[decision.instructionIDs[index]];
-
- if(previousInfo.name == "NOOP" && (newInfo.name == "XCHG16ar" ||
- newInfo.name == "XCHG32ar" ||
- newInfo.name == "XCHG64ar"))
- continue; // special case for XCHG*ar and NOOP
-
- if (outranks(previousInfo.insnContext, newInfo.insnContext))
- continue;
-
- if (previousInfo.insnContext == newInfo.insnContext) {
- errs() << "Error: Primary decode conflict: ";
- errs() << newInfo.name << " would overwrite " << previousInfo.name;
- errs() << "\n";
- errs() << "ModRM " << index << "\n";
- errs() << "Opcode " << (uint16_t)opcode << "\n";
- errs() << "Context " << stringForContext(newInfo.insnContext) << "\n";
- HasConflicts = true;
- }
- }
-
- decision.instructionIDs[index] = uid;
- }
- }
-}
-
-void DisassemblerTables::setTableFields(OpcodeType type,
- InstructionContext insnContext,
- uint8_t opcode,
- const ModRMFilter &filter,
- InstrUID uid,
- bool is32bit,
- bool noPrefix,
- bool ignoresVEX_L,
- bool ignoresVEX_W,
- unsigned addressSize) {
- ContextDecision &decision = *Tables[type];
-
- for (unsigned index = 0; index < IC_max; ++index) {
- if ((is32bit || addressSize == 16) &&
- inheritsFrom((InstructionContext)index, IC_64BIT))
- continue;
-
- bool adSize64 = addressSize == 64;
- if (inheritsFrom((InstructionContext)index,
- InstructionSpecifiers[uid].insnContext, noPrefix,
- ignoresVEX_L, ignoresVEX_W, adSize64))
- setTableFields(decision.opcodeDecisions[index].modRMDecisions[opcode],
- filter,
- uid,
- opcode);
- }
-}
+ --i2;
+ o2 << "},\n";
+ } else {
+ o2 << " /* struct OpcodeDecision */ {\n";
+ for (index = 0; index < 256; ++index) {
+ o2.indent(i2);
+
+ o2 << "/*0x" << format("%02hhx", index) << "*/";
+
+ emitModRMDecision(o1, o2, i1, i2, ModRMTableNum,
+ opDecision.modRMDecisions[index]);
+
+ if (index < 255)
+ o2 << ",";
+
+ o2 << "\n";
+ }
+ o2.indent(i2) << "}\n";
+ --i2;
+ o2.indent(i2) << "},\n";
+ }
+}
+
+void DisassemblerTables::emitContextDecision(raw_ostream &o1, raw_ostream &o2,
+ unsigned &i1, unsigned &i2,
+ unsigned &ModRMTableNum,
+ ContextDecision &decision,
+ const char* name) const {
+ o2.indent(i2) << "static const struct ContextDecision " << name << " = {{/* opcodeDecisions */\n";
+ i2++;
+
+ for (unsigned index = 0; index < IC_max; ++index) {
+ o2.indent(i2) << "/*";
+ o2 << stringForContext((InstructionContext)index);
+ o2 << "*/ ";
+
+ emitOpcodeDecision(o1, o2, i1, i2, ModRMTableNum,
+ decision.opcodeDecisions[index]);
+ }
+
+ i2--;
+ o2.indent(i2) << "}};" << "\n";
+}
+
+void DisassemblerTables::emitInstructionInfo(raw_ostream &o,
+ unsigned &i) const {
+ unsigned NumInstructions = InstructionSpecifiers.size();
+
+ o << "static const struct OperandSpecifier x86OperandSets[]["
+ << X86_MAX_OPERANDS << "] = {\n";
+
+ typedef SmallVector<std::pair<OperandEncoding, OperandType>,
+ X86_MAX_OPERANDS> OperandListTy;
+ std::map<OperandListTy, unsigned> OperandSets;
+
+ unsigned OperandSetNum = 0;
+ for (unsigned Index = 0; Index < NumInstructions; ++Index) {
+ OperandListTy OperandList;
+
+ for (unsigned OperandIndex = 0; OperandIndex < X86_MAX_OPERANDS;
+ ++OperandIndex) {
+ OperandEncoding Encoding = (OperandEncoding)InstructionSpecifiers[Index]
+ .operands[OperandIndex].encoding;
+ OperandType Type = (OperandType)InstructionSpecifiers[Index]
+ .operands[OperandIndex].type;
+ OperandList.push_back(std::make_pair(Encoding, Type));
+ }
+ unsigned &N = OperandSets[OperandList];
+ if (N != 0) continue;
+
+ N = ++OperandSetNum;
+
+ o << " { /* " << (OperandSetNum - 1) << " */\n";
+ for (unsigned i = 0, e = OperandList.size(); i != e; ++i) {
+ const char *Encoding = stringForOperandEncoding(OperandList[i].first);
+ const char *Type = stringForOperandType(OperandList[i].second);
+ o << " { " << Encoding << ", " << Type << " },\n";
+ }
+ o << " },\n";
+ }
+ o << "};" << "\n\n";
+
+ o.indent(i * 2) << "static const struct InstructionSpecifier ";
+ o << INSTRUCTIONS_STR "[" << InstructionSpecifiers.size() << "] = {\n";
+
+ i++;
+
+ for (unsigned index = 0; index < NumInstructions; ++index) {
+ o.indent(i * 2) << "{ /* " << index << " */\n";
+ i++;
+
+ OperandListTy OperandList;
+ for (unsigned OperandIndex = 0; OperandIndex < X86_MAX_OPERANDS;
+ ++OperandIndex) {
+ OperandEncoding Encoding = (OperandEncoding)InstructionSpecifiers[index]
+ .operands[OperandIndex].encoding;
+ OperandType Type = (OperandType)InstructionSpecifiers[index]
+ .operands[OperandIndex].type;
+ OperandList.push_back(std::make_pair(Encoding, Type));
+ }
+ o.indent(i * 2) << (OperandSets[OperandList] - 1) << ",\n";
+
+ o.indent(i * 2) << "/* " << InstructionSpecifiers[index].name << " */\n";
+
+ i--;
+ o.indent(i * 2) << "},\n";
+ }
+
+ i--;
+ o.indent(i * 2) << "};" << "\n";
+}
+
+void DisassemblerTables::emitContextTable(raw_ostream &o, unsigned &i) const {
+ o.indent(i * 2) << "static const uint8_t " CONTEXTS_STR
+ "[" << ATTR_max << "] = {\n";
+ i++;
+
+ for (unsigned index = 0; index < ATTR_max; ++index) {
+ o.indent(i * 2);
+
+ if ((index & ATTR_EVEX) || (index & ATTR_VEX) || (index & ATTR_VEXL)) {
+ if (index & ATTR_EVEX)
+ o << "IC_EVEX";
+ else
+ o << "IC_VEX";
+
+ if ((index & ATTR_EVEX) && (index & ATTR_EVEXL2))
+ o << "_L2";
+ else if (index & ATTR_VEXL)
+ o << "_L";
+
+ if (index & ATTR_REXW)
+ o << "_W";
+
+ if (index & ATTR_OPSIZE)
+ o << "_OPSIZE";
+ else if (index & ATTR_XD)
+ o << "_XD";
+ else if (index & ATTR_XS)
+ o << "_XS";
+
+ if ((index & ATTR_EVEX)) {
+ if (index & ATTR_EVEXKZ)
+ o << "_KZ";
+ else if (index & ATTR_EVEXK)
+ o << "_K";
+
+ if (index & ATTR_EVEXB)
+ o << "_B";
+ }
+ }
+ else if ((index & ATTR_64BIT) && (index & ATTR_REXW) && (index & ATTR_XS))
+ o << "IC_64BIT_REXW_XS";
+ else if ((index & ATTR_64BIT) && (index & ATTR_REXW) && (index & ATTR_XD))
+ o << "IC_64BIT_REXW_XD";
+ else if ((index & ATTR_64BIT) && (index & ATTR_REXW) &&
+ (index & ATTR_OPSIZE))
+ o << "IC_64BIT_REXW_OPSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_REXW) &&
+ (index & ATTR_ADSIZE))
+ o << "IC_64BIT_REXW_ADSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_XD) && (index & ATTR_OPSIZE))
+ o << "IC_64BIT_XD_OPSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_XD) && (index & ATTR_ADSIZE))
+ o << "IC_64BIT_XD_ADSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_XS) && (index & ATTR_OPSIZE))
+ o << "IC_64BIT_XS_OPSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_XS) && (index & ATTR_ADSIZE))
+ o << "IC_64BIT_XS_ADSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_XS))
+ o << "IC_64BIT_XS";
+ else if ((index & ATTR_64BIT) && (index & ATTR_XD))
+ o << "IC_64BIT_XD";
+ else if ((index & ATTR_64BIT) && (index & ATTR_OPSIZE) &&
+ (index & ATTR_ADSIZE))
+ o << "IC_64BIT_OPSIZE_ADSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_OPSIZE))
+ o << "IC_64BIT_OPSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_ADSIZE))
+ o << "IC_64BIT_ADSIZE";
+ else if ((index & ATTR_64BIT) && (index & ATTR_REXW))
+ o << "IC_64BIT_REXW";
+ else if ((index & ATTR_64BIT))
+ o << "IC_64BIT";
+ else if ((index & ATTR_XS) && (index & ATTR_OPSIZE))
+ o << "IC_XS_OPSIZE";
+ else if ((index & ATTR_XD) && (index & ATTR_OPSIZE))
+ o << "IC_XD_OPSIZE";
+ else if ((index & ATTR_XS) && (index & ATTR_ADSIZE))
+ o << "IC_XS_ADSIZE";
+ else if ((index & ATTR_XD) && (index & ATTR_ADSIZE))
+ o << "IC_XD_ADSIZE";
+ else if (index & ATTR_XS)
+ o << "IC_XS";
+ else if (index & ATTR_XD)
+ o << "IC_XD";
+ else if ((index & ATTR_OPSIZE) && (index & ATTR_ADSIZE))
+ o << "IC_OPSIZE_ADSIZE";
+ else if (index & ATTR_OPSIZE)
+ o << "IC_OPSIZE";
+ else if (index & ATTR_ADSIZE)
+ o << "IC_ADSIZE";
+ else
+ o << "IC";
+
+ o << ", // " << index << "\n";
+ }
+
+ i--;
+ o.indent(i * 2) << "};" << "\n";
+}
+
+void DisassemblerTables::emitContextDecisions(raw_ostream &o1, raw_ostream &o2,
+ unsigned &i1, unsigned &i2,
+ unsigned &ModRMTableNum) const {
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[0], ONEBYTE_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[1], TWOBYTE_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[2], THREEBYTE38_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[3], THREEBYTE3A_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[4], XOP8_MAP_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[5], XOP9_MAP_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[6], XOPA_MAP_STR);
+ emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[7], THREEDNOW_MAP_STR);
+}
+
+void DisassemblerTables::emit(raw_ostream &o) const {
+ unsigned i1 = 0;
+ unsigned i2 = 0;
+
+ std::string s1;
+ std::string s2;
+
+ raw_string_ostream o1(s1);
+ raw_string_ostream o2(s2);
+
+ emitInstructionInfo(o, i2);
+ o << "\n";
+
+ emitContextTable(o, i2);
+ o << "\n";
+
+ unsigned ModRMTableNum = 0;
+
+ o << "static const InstrUID modRMTable[] = {\n";
+ i1++;
+ std::vector<unsigned> EmptyTable(1, 0);
+ ModRMTable[EmptyTable] = ModRMTableNum;
+ ModRMTableNum += EmptyTable.size();
+ o1 << "/*EmptyTable*/\n";
+ o1.indent(i1 * 2) << "0x0,\n";
+ i1--;
+ emitContextDecisions(o1, o2, i1, i2, ModRMTableNum);
+
+ o << o1.str();
+ o << " 0x0\n";
+ o << "};\n";
+ o << "\n";
+ o << o2.str();
+ o << "\n";
+ o << "\n";
+}
+
+void DisassemblerTables::setTableFields(ModRMDecision &decision,
+ const ModRMFilter &filter,
+ InstrUID uid,
+ uint8_t opcode) {
+ for (unsigned index = 0; index < 256; ++index) {
+ if (filter.accepts(index)) {
+ if (decision.instructionIDs[index] == uid)
+ continue;
+
+ if (decision.instructionIDs[index] != 0) {
+ InstructionSpecifier &newInfo =
+ InstructionSpecifiers[uid];
+ InstructionSpecifier &previousInfo =
+ InstructionSpecifiers[decision.instructionIDs[index]];
+
+ if(previousInfo.name == "NOOP" && (newInfo.name == "XCHG16ar" ||
+ newInfo.name == "XCHG32ar" ||
+ newInfo.name == "XCHG64ar"))
+ continue; // special case for XCHG*ar and NOOP
+
+ if (outranks(previousInfo.insnContext, newInfo.insnContext))
+ continue;
+
+ if (previousInfo.insnContext == newInfo.insnContext) {
+ errs() << "Error: Primary decode conflict: ";
+ errs() << newInfo.name << " would overwrite " << previousInfo.name;
+ errs() << "\n";
+ errs() << "ModRM " << index << "\n";
+ errs() << "Opcode " << (uint16_t)opcode << "\n";
+ errs() << "Context " << stringForContext(newInfo.insnContext) << "\n";
+ HasConflicts = true;
+ }
+ }
+
+ decision.instructionIDs[index] = uid;
+ }
+ }
+}
+
+void DisassemblerTables::setTableFields(OpcodeType type,
+ InstructionContext insnContext,
+ uint8_t opcode,
+ const ModRMFilter &filter,
+ InstrUID uid,
+ bool is32bit,
+ bool noPrefix,
+ bool ignoresVEX_L,
+ bool ignoresVEX_W,
+ unsigned addressSize) {
+ ContextDecision &decision = *Tables[type];
+
+ for (unsigned index = 0; index < IC_max; ++index) {
+ if ((is32bit || addressSize == 16) &&
+ inheritsFrom((InstructionContext)index, IC_64BIT))
+ continue;
+
+ bool adSize64 = addressSize == 64;
+ if (inheritsFrom((InstructionContext)index,
+ InstructionSpecifiers[uid].insnContext, noPrefix,
+ ignoresVEX_L, ignoresVEX_W, adSize64))
+ setTableFields(decision.opcodeDecisions[index].modRMDecisions[opcode],
+ filter,
+ uid,
+ opcode);
+ }
+}