aboutsummaryrefslogtreecommitdiffstats
path: root/libavcodec/riscv/h26x/asm.S
blob: 1b8453d82568b0f64c680ae99d120c4a49468bc4 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
/*
 * Copyright (c) 2024 Institue of Software Chinese Academy of Sciences (ISCAS).
 *
 * This file is part of FFmpeg.
 *
 * FFmpeg is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 *
 * FFmpeg is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with FFmpeg; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
 */

#include "libavutil/riscv/asm.S"

.macro vsetvlstatic8 w, vlen
        .if \w == 2 && \vlen == 128
                vsetivli        zero, \w, e8, mf8, ta, ma
        .elseif \w <= 4 && \vlen == 128
                vsetivli        zero, \w, e8, mf4, ta, ma
        .elseif \w <= 8 && \vlen == 128
                vsetivli        zero, \w, e8, mf2, ta, ma
        .elseif \w <= 16 && \vlen == 128
                vsetivli        zero, \w, e8, m1, ta, ma
        .elseif \w <= 32 && \vlen == 128
                li              t0, \w
                vsetvli         zero, t0, e8, m2, ta, ma
        .elseif \w <= 4 && \vlen == 256
                vsetivli        zero, \w, e8, mf8, ta, ma
        .elseif \w <= 8 && \vlen == 256
                vsetivli        zero, \w, e8, mf4, ta, ma
        .elseif \w <= 16 && \vlen == 256
                vsetivli        zero, \w, e8, mf2, ta, ma
        .elseif \w <= 32 && \vlen == 256
                li              t0, \w
                vsetvli         zero, t0, e8, m1, ta, ma
        .elseif \w <= 64 && \vlen == 256
                li              t0, \w
                vsetvli         zero, t0, e8, m2, ta, ma
        .else
                li              t0, \w
                vsetvli         zero, t0, e8, m4, ta, ma
        .endif
.endm

.macro vsetvlstatic16 w, vlen
        .if \w == 2 && \vlen == 128
                vsetivli        zero, \w, e16, mf4, ta, ma
        .elseif \w <= 4 && \vlen == 128
                vsetivli        zero, \w, e16, mf2, ta, ma
        .elseif \w <= 8 && \vlen == 128
                vsetivli        zero, \w, e16, m1, ta, ma
        .elseif \w <= 16 && \vlen == 128
                vsetivli        zero, \w, e16, m2, ta, ma
        .elseif \w <= 32 && \vlen == 128
                li              t0, \w
                vsetvli         zero, t0, e16, m4, ta, ma
        .elseif \w <= 4 && \vlen == 256
                vsetivli        zero, \w, e16, mf4, ta, ma
        .elseif \w <= 8 && \vlen == 256
                vsetivli        zero, \w, e16, mf2, ta, ma
        .elseif \w <= 16 && \vlen == 256
                vsetivli        zero, \w, e16, m1, ta, ma
        .elseif \w <= 32 && \vlen == 256
                li              t0, \w
                vsetvli         zero, t0, e16, m2, ta, ma
        .elseif \w <= 64 && \vlen == 256
                li              t0, \w
                vsetvli         zero, t0, e16, m4, ta, ma
        .else
                li              t0, \w
                vsetvli         zero, t0, e16, m8, ta, ma
        .endif
.endm

.macro vsetvlstatic32 w, vlen
        .if \w == 2
                vsetivli        zero, \w, e32, mf2, ta, ma
        .elseif \w <= 4 && \vlen == 128
                vsetivli        zero, \w, e32, m1, ta, ma
        .elseif \w <= 8 && \vlen == 128
                vsetivli        zero, \w, e32, m2, ta, ma
        .elseif \w <= 16 && \vlen == 128
                vsetivli        zero, \w, e32, m4, ta, ma
        .elseif \w <= 4 && \vlen == 256
                vsetivli        zero, \w, e32, mf2, ta, ma
        .elseif \w <= 8 && \vlen == 256
                vsetivli        zero, \w, e32, m1, ta, ma
        .elseif \w <= 16 && \vlen == 256
                vsetivli        zero, \w, e32, m2, ta, ma
        .elseif \w <= 32 && \vlen == 256
                li              t0, \w
                vsetvli         zero, t0, e32, m4, ta, ma
        .else
                li              t0, \w
                vsetvli         zero, t0, e32, m8, ta, ma
        .endif
.endm

.macro POW2_JMP_TABLE id, vlen
const jmp_table_\id\vlen
        .4byte \id\()2\vlen\()f - jmp_table_\id\vlen
        .4byte \id\()4\vlen\()f - jmp_table_\id\vlen
        .4byte \id\()8\vlen\()f - jmp_table_\id\vlen
        .4byte \id\()16\vlen\()f - jmp_table_\id\vlen
        .4byte \id\()32\vlen\()f - jmp_table_\id\vlen
        .4byte \id\()64\vlen\()f - jmp_table_\id\vlen
        .4byte \id\()128\vlen\()f - jmp_table_\id\vlen
endconst
.endm

.macro POW2_J vlen, id, w
        clz               t1, \w
        neg               t1, t1
        lla               t5, jmp_table_\id\vlen
        sh2add            t1, t1, t5
        lw                t1, ((__riscv_xlen-2)<<2)(t1)
        add               t1, t1, t5
        jr                t1
.endm