aboutsummaryrefslogtreecommitdiffstats
path: root/libswscale/riscv
Commit message (Expand)AuthorAgeFilesLines
* swscale/range_convert: saturate output instead of limiting inputRamiro Polla2024-12-051-0/+5
* riscv: remove unnecessary #include'sRémi Denis-Courmont2024-11-251-1/+0
* swscale/internal: group user-facing options togetherNiklas Haas2024-11-211-2/+2
* sws/range_convert: fix RISC-V chrFromJpegRémi Denis-Courmont2024-11-171-1/+1
* swscale/range_convert: drop redundant conditionals from arch-specific init fu...Ramiro Polla2024-10-271-2/+1
* swscale/range_convert: call arch-specific init functions from main init functionRamiro Polla2024-10-271-3/+4
* swscale: rename SwsContext to SwsInternalNiklas Haas2024-10-241-2/+2
* swscale/rgb2rgb: enable R-V V deinterleaveBytesRémi Denis-Courmont2024-09-041-0/+4
* sws/riscv: depend on RVB and simplify accordinglyRémi Denis-Courmont2024-08-052-7/+5
* lavu/riscv: count bytes rather than words for bswap32Rémi Denis-Courmont2024-07-302-3/+2
* sws/riscv: add forward-edge CFI landing padsRémi Denis-Courmont2024-07-254-0/+24
* sws/riscv: require B or zba explicitlyRémi Denis-Courmont2024-07-254-17/+17
* riscv: probe for Zbb extension at load timeRémi Denis-Courmont2024-06-112-0/+3
* sws/range_convert: R-V V to/from JPEGRémi Denis-Courmont2024-06-103-1/+144
* sws/input: R-V V 32-bit RGB to halved UVRémi Denis-Courmont2024-06-092-4/+73
* sws/input: R-V V 32-bit RGB to UVRémi Denis-Courmont2024-06-092-0/+60
* sws/input: R-V V 32-bit RGB to YRémi Denis-Courmont2024-06-092-14/+77
* sws/input: R-V V rgb24ToUV_half and bgr24ToUV_halfRémi Denis-Courmont2024-06-082-2/+62
* sws/input: R-V V rgb24ToUV and bgr24ToUVRémi Denis-Courmont2024-06-082-0/+54
* sws/input: R-V V rgb24ToY & bgr24ToYRémi Denis-Courmont2024-06-083-2/+105
* swscale/riscv: explicitly require Zbb for MINRémi Denis-Courmont2024-05-101-2/+2
* riscv: test for assembler supportRémi Denis-Courmont2023-12-082-1/+3
* sws/rgb2rgb: fix unaligned accesses in R-V V YUYV to I422pRémi Denis-Courmont2023-11-132-24/+29
* sws/rgb2rgb: rework R-V V YUY2 to 4:2:2 planarRémi Denis-Courmont2023-11-131-13/+12
* swscale/rgb2rgb: R-V V deinterleaveBytesRémi Denis-Courmont2023-10-031-0/+26
* swscale/rgb2rgb: fix extra iteration in R-V V interleaveRémi Denis-Courmont2023-10-031-1/+1
* swscale/rgb2rgb: unroll R-V V interleave_bytesRémi Denis-Courmont2023-10-031-2/+2
* swscale/rgb2rgb: unroll RISC-V V uyvytoyuv422Rémi Denis-Courmont2023-10-031-3/+3
* swscale/rgb2rgb: avoid S-regs in RISC-V V uyvytoyuv422Rémi Denis-Courmont2023-10-032-10/+2
* swscale/rgb2rgb: rework RISC-V V uyvytoyuv422Rémi Denis-Courmont2023-10-031-13/+11
* swscale/rgb2rgb: remove R-V V shuffle_bytes_3012Rémi Denis-Courmont2023-10-022-27/+0
* swscale/rgb2rgb: add R-V Zbb shuffle_bytes_3210Rémi Denis-Courmont2023-10-023-1/+37
* swscale/rgb2rgb2: rework RISC-V V shuffle_bytes_{1230,3012}Rémi Denis-Courmont2023-07-211-10/+20
* swscale/rgb2rgb2: rework RISC-V V shuffle_bytes_{0321,2103}Rémi Denis-Courmont2023-07-211-25/+20
* swscale: inline ff_shuffle_bytes_3210_rvvRémi Denis-Courmont2023-07-211-1/+18
* lavu: add/use flag for RISC-V Zba extensionRémi Denis-Courmont2023-07-191-1/+1
* libswscale/riscv: fix syntax of vsetvliKhem Raj2023-07-131-1/+1
* sws/rgb2rgb: RISC-V 64-bit V packed YUYV/UYVY to planar 4:2:2Rémi Denis-Courmont2022-09-302-0/+63
* sws/rgb2rgb: RISC-V V interleaveBytesRémi Denis-Courmont2022-09-302-0/+30
* sws/rgb2rgb: RISC-V V shuffle_bytes_xxxx functionsRémi Denis-Courmont2022-09-303-0/+127
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-06 18:30:10 +0000