aboutsummaryrefslogtreecommitdiffstats
path: root/tests/checkasm/checkasm.c
diff options
context:
space:
mode:
authorRémi Denis-Courmont <remi@remlab.net>2024-05-21 20:50:03 +0300
committerRémi Denis-Courmont <remi@remlab.net>2024-05-24 17:53:43 +0300
commitd03cdfa2b6d7dd42cdaa349ddc11f406a0ffba19 (patch)
treeeaca41e1151e5b47ed82e4b2764fd87ed75c77f5 /tests/checkasm/checkasm.c
parent0920f506a7826ad56e67207663e6a6064a3476cd (diff)
downloadffmpeg-d03cdfa2b6d7dd42cdaa349ddc11f406a0ffba19.tar.gz
checkasm/riscv: test misaligned before V
Otherwise V functions mask scalar misaligned ones.
Diffstat (limited to 'tests/checkasm/checkasm.c')
-rw-r--r--tests/checkasm/checkasm.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/checkasm/checkasm.c b/tests/checkasm/checkasm.c
index b1c175b95d..66fde26945 100644
--- a/tests/checkasm/checkasm.c
+++ b/tests/checkasm/checkasm.c
@@ -281,6 +281,7 @@ static const struct {
{ "POWER8", "power8", AV_CPU_FLAG_POWER8 },
#elif ARCH_RISCV
{ "RVI", "rvi", AV_CPU_FLAG_RVI },
+ { "misaligned", "misaligned", AV_CPU_FLAG_RV_MISALIGNED },
{ "RVF", "rvf", AV_CPU_FLAG_RVF },
{ "RVD", "rvd", AV_CPU_FLAG_RVD },
{ "RVBaddr", "rvb_a", AV_CPU_FLAG_RVB_ADDR },
@@ -290,7 +291,6 @@ static const struct {
{ "RVVi64", "rvv_i64", AV_CPU_FLAG_RVV_I64 },
{ "RVVf64", "rvv_f64", AV_CPU_FLAG_RVV_F64 },
{ "RV_Zvbb", "rv_zvbb", AV_CPU_FLAG_RV_ZVBB },
- { "misaligned", "misaligned", AV_CPU_FLAG_RV_MISALIGNED },
#elif ARCH_MIPS
{ "MMI", "mmi", AV_CPU_FLAG_MMI },
{ "MSA", "msa", AV_CPU_FLAG_MSA },