aboutsummaryrefslogtreecommitdiffstats
path: root/libavcodec/assdec.c
diff options
context:
space:
mode:
authorRémi Denis-Courmont <remi@remlab.net>2024-06-01 12:01:20 +0300
committerRémi Denis-Courmont <remi@remlab.net>2024-06-02 10:37:09 +0300
commit6c6bec04f3fc57674cb0dfca27ce415990a3f3e1 (patch)
treeea9f5c1ee90d2e1416561e8e2bf2929a0246088d /libavcodec/assdec.c
parent2c38ca3d37242c47a31dfa3edaf25592cefffa44 (diff)
downloadffmpeg-6c6bec04f3fc57674cb0dfca27ce415990a3f3e1.tar.gz
lavc/vc1dsp: fix R-V V avg_mspel_pixels
The 8x8 pixel arrays are not necessarily aligned to 64 bits, so the current code leads to Bus error on real hardware. This reproducible with FATE's vc1_ilaced_twomv test case. The new "pessimist" code can trivially be shared for 16x16 pixel arrays so we also do that. FWIW, this also nominally reduces the hardware requirement from Zve64x to Zve32x. T-Head C908: vc1dsp.avg_vc1_mspel_pixels_tab[0][0]_c: 14.7 vc1dsp.avg_vc1_mspel_pixels_tab[0][0]_rvv_i32: 3.5 vc1dsp.avg_vc1_mspel_pixels_tab[1][0]_c: 3.7 vc1dsp.avg_vc1_mspel_pixels_tab[1][0]_rvv_i32: 1.5 SpacemiT X60: vc1dsp.avg_vc1_mspel_pixels_tab[0][0]_c: 13.0 vc1dsp.avg_vc1_mspel_pixels_tab[0][0]_rvv_i32: 3.0 vc1dsp.avg_vc1_mspel_pixels_tab[1][0]_c: 3.2 vc1dsp.avg_vc1_mspel_pixels_tab[1][0]_rvv_i32: 1.2
Diffstat (limited to 'libavcodec/assdec.c')
0 files changed, 0 insertions, 0 deletions