aboutsummaryrefslogtreecommitdiffstats
path: root/util/system/cpu_id_ut.cpp
blob: ac414409000100013e869116683827fc1619434a (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
#include "cpu_id.h"

#include "platform.h"

#include <library/cpp/testing/unittest/registar.h> 

// There are no tests yet for instructions that use 512-bit wide registers because they are not
// supported by some compilers yet.
// Relevant review in LLVM https://reviews.llvm.org/D16757, we should wait untill it will be in our
// version of Clang.
//
// There are also no tests for PREFETCHWT1, PCOMMIT, CLFLUSHOPT and CLWB as they are not supported
// by our compilers yet (and there are no available processors yet :).

static void ExecuteSSEInstruction();
static void ExecuteSSE2Instruction();
static void ExecuteSSE3Instruction();
static void ExecuteSSSE3Instruction();
static void ExecuteSSE41Instruction();
static void ExecuteSSE42Instruction();
static void ExecuteF16CInstruction(); 
static void ExecuteAVXInstruction();
static void ExecuteAVX2Instruction();
static void ExecutePOPCNTInstruction();
static void ExecuteBMI1Instruction();
static void ExecuteBMI2Instruction();
static void ExecutePCLMULInstruction();
static void ExecuteAESInstruction();
static void ExecuteAVXInstruction();
static void ExecuteAVX2Instruction();
static void ExecuteAVX512FInstruction();
static void ExecuteAVX512DQInstruction();
static void ExecuteAVX512IFMAInstruction();
static void ExecuteAVX512PFInstruction();
static void ExecuteAVX512ERInstruction();
static void ExecuteAVX512CDInstruction();
static void ExecuteAVX512BWInstruction();
static void ExecuteAVX512VLInstruction();
static void ExecuteAVX512VBMIInstruction();
static void ExecutePREFETCHWT1Instruction();
static void ExecuteSHAInstruction();
static void ExecuteADXInstruction();
static void ExecuteRDRANDInstruction();
static void ExecuteRDSEEDInstruction();
static void ExecutePCOMMITInstruction();
static void ExecuteCLFLUSHOPTInstruction();
static void ExecuteCLWBInstruction();

static void ExecuteFMAInstruction() {
}

static void ExecuteRDTSCPInstruction() {
}

static void ExecuteXSAVEInstruction() {
}

static void ExecuteOSXSAVEInstruction() {
}

Y_UNIT_TEST_SUITE(TestCpuId) {
#define DECLARE_TEST_HAVE_INSTRUCTION(name) \
    Y_UNIT_TEST(Test##Have##name) {         \
        if (NX86::Have##name()) {           \
            Execute##name##Instruction();   \
        }                                   \
    }

    Y_CPU_ID_ENUMERATE(DECLARE_TEST_HAVE_INSTRUCTION)
#undef DECLARE_TEST_HAVE_INSTRUCTION

    Y_UNIT_TEST(TestSSE2) {
#if defined(_x86_64_)
        UNIT_ASSERT(NX86::HaveSSE2());
#endif
    }

    Y_UNIT_TEST(TestCpuBrand) {
        ui32 store[12];

        //Cout << CpuBrand(store) << Endl;;

        UNIT_ASSERT(strlen(CpuBrand(store)) > 0);
    }

    Y_UNIT_TEST(TestCachedAndNoncached) {
#define Y_DEF_NAME(X) UNIT_ASSERT_VALUES_EQUAL(NX86::Have##X(), NX86::CachedHave##X());
        Y_CPU_ID_ENUMERATE(Y_DEF_NAME)
#undef Y_DEF_NAME
    }
}

#if defined(_x86_64_)
    #if defined(__GNUC__)
void ExecuteSSEInstruction() {
    __asm__ __volatile__("xorps %%xmm0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteSSE2Instruction() {
    __asm__ __volatile__("psrldq $0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteSSE3Instruction() {
    __asm__ __volatile__("addsubpd %%xmm0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteSSSE3Instruction() {
    __asm__ __volatile__("psignb %%xmm0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteSSE41Instruction() {
    __asm__ __volatile__("pmuldq %%xmm0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteSSE42Instruction() {
    __asm__ __volatile__("crc32 %%eax, %%eax\n"
                         :
                         :
                         : "eax");
}

void ExecuteF16CInstruction() { 
    __asm__ __volatile__("vcvtph2ps %%xmm0, %%ymm0\n" 
                         : 
                         : 
                         : "xmm0"); 
} 
 
void ExecuteAVXInstruction() {
    __asm__ __volatile__("vzeroupper\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteAVX2Instruction() {
    __asm__ __volatile__("vpunpcklbw %%ymm0, %%ymm0, %%ymm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecutePOPCNTInstruction() {
    __asm__ __volatile__("popcnt %%eax, %%eax\n"
                         :
                         :
                         : "eax");
}

void ExecuteBMI1Instruction() {
    __asm__ __volatile__("tzcnt %%eax, %%eax\n"
                         :
                         :
                         : "eax");
}

void ExecuteBMI2Instruction() {
    __asm__ __volatile__("pdep %%rax, %%rdi, %%rax\n"
                         :
                         :
                         : "rax");
}

void ExecutePCLMULInstruction() {
    __asm__ __volatile__("pclmullqlqdq %%xmm0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteAESInstruction() {
    __asm__ __volatile__("aesimc %%xmm0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteAVX512FInstruction() {
}

void ExecuteAVX512DQInstruction() {
}

void ExecuteAVX512IFMAInstruction() {
}

void ExecuteAVX512PFInstruction() {
}

void ExecuteAVX512ERInstruction() {
}

void ExecuteAVX512CDInstruction() {
}

void ExecuteAVX512BWInstruction() {
}

void ExecuteAVX512VLInstruction() {
}

void ExecuteAVX512VBMIInstruction() {
}

void ExecutePREFETCHWT1Instruction() {
}

void ExecuteSHAInstruction() {
    __asm__ __volatile__("sha1msg1 %%xmm0, %%xmm0\n"
                         :
                         :
                         : "xmm0");
}

void ExecuteADXInstruction() {
    __asm__ __volatile__("adcx %%eax, %%eax\n"
                         :
                         :
                         : "eax");
}

void ExecuteRDRANDInstruction() {
    __asm__ __volatile__("rdrand %%eax"
                         :
                         :
                         : "eax");
}

void ExecuteRDSEEDInstruction() {
    __asm__ __volatile__("rdseed %%eax"
                         :
                         :
                         : "eax");
}

void ExecutePCOMMITInstruction() {
}

void ExecuteCLFLUSHOPTInstruction() {
}

void ExecuteCLWBInstruction() {
}

    #elif defined(_MSC_VER)
void ExecuteSSEInstruction() {
}

void ExecuteSSE2Instruction() {
}

void ExecuteSSE3Instruction() {
}

void ExecuteSSSE3Instruction() {
}

void ExecuteSSE41Instruction() {
}

void ExecuteSSE42Instruction() {
}

void ExecuteF16CInstruction() { 
} 
 
void ExecuteAVXInstruction() {
}

void ExecuteAVX2Instruction() {
}

void ExecutePOPCNTInstruction() {
}

void ExecuteBMI1Instruction() {
}

void ExecuteBMI2Instruction() {
}

void ExecutePCLMULInstruction() {
}

void ExecuteAESInstruction() {
}

void ExecuteAVX512FInstruction() {
}

void ExecuteAVX512DQInstruction() {
}

void ExecuteAVX512IFMAInstruction() {
}

void ExecuteAVX512PFInstruction() {
}

void ExecuteAVX512ERInstruction() {
}

void ExecuteAVX512CDInstruction() {
}

void ExecuteAVX512BWInstruction() {
}

void ExecuteAVX512VLInstruction() {
}

void ExecuteAVX512VBMIInstruction() {
}

void ExecutePREFETCHWT1Instruction() {
}

void ExecuteSHAInstruction() {
}

void ExecuteADXInstruction() {
}

void ExecuteRDRANDInstruction() {
}

void ExecuteRDSEEDInstruction() {
}

void ExecutePCOMMITInstruction() {
}

void ExecuteCLFLUSHOPTInstruction() {
}

void ExecuteCLWBInstruction() {
}

    #else
        #error "unknown compiler"
    #endif
#else
void ExecuteSSEInstruction() {
}

void ExecuteSSE2Instruction() {
}

void ExecuteSSE3Instruction() {
}

void ExecuteSSSE3Instruction() {
}

void ExecuteSSE41Instruction() {
}

void ExecuteSSE42Instruction() {
}

void ExecuteF16CInstruction() { 
} 
 
void ExecuteAVXInstruction() {
}

void ExecuteAVX2Instruction() {
}

void ExecutePOPCNTInstruction() {
}

void ExecuteBMI1Instruction() {
}

void ExecuteBMI2Instruction() {
}

void ExecutePCLMULInstruction() {
}

void ExecuteAESInstruction() {
}

void ExecuteAVX512FInstruction() {
}

void ExecuteAVX512DQInstruction() {
}

void ExecuteAVX512IFMAInstruction() {
}

void ExecuteAVX512PFInstruction() {
}

void ExecuteAVX512ERInstruction() {
}

void ExecuteAVX512CDInstruction() {
}

void ExecuteAVX512BWInstruction() {
}

void ExecuteAVX512VLInstruction() {
}

void ExecuteAVX512VBMIInstruction() {
}

void ExecutePREFETCHWT1Instruction() {
}

void ExecuteSHAInstruction() {
}

void ExecuteADXInstruction() {
}

void ExecuteRDRANDInstruction() {
}

void ExecuteRDSEEDInstruction() {
}

void ExecutePCOMMITInstruction() {
}

void ExecuteCLFLUSHOPTInstruction() {
}

void ExecuteCLWBInstruction() {
}
#endif