aboutsummaryrefslogtreecommitdiffstats
path: root/libswscale/riscv
Commit message (Expand)AuthorAgeFilesLines
* riscv: test for assembler supportRémi Denis-Courmont2023-12-082-1/+3
* sws/rgb2rgb: fix unaligned accesses in R-V V YUYV to I422pRémi Denis-Courmont2023-11-132-24/+29
* sws/rgb2rgb: rework R-V V YUY2 to 4:2:2 planarRémi Denis-Courmont2023-11-131-13/+12
* swscale/rgb2rgb: R-V V deinterleaveBytesRémi Denis-Courmont2023-10-031-0/+26
* swscale/rgb2rgb: fix extra iteration in R-V V interleaveRémi Denis-Courmont2023-10-031-1/+1
* swscale/rgb2rgb: unroll R-V V interleave_bytesRémi Denis-Courmont2023-10-031-2/+2
* swscale/rgb2rgb: unroll RISC-V V uyvytoyuv422Rémi Denis-Courmont2023-10-031-3/+3
* swscale/rgb2rgb: avoid S-regs in RISC-V V uyvytoyuv422Rémi Denis-Courmont2023-10-032-10/+2
* swscale/rgb2rgb: rework RISC-V V uyvytoyuv422Rémi Denis-Courmont2023-10-031-13/+11
* swscale/rgb2rgb: remove R-V V shuffle_bytes_3012Rémi Denis-Courmont2023-10-022-27/+0
* swscale/rgb2rgb: add R-V Zbb shuffle_bytes_3210Rémi Denis-Courmont2023-10-023-1/+37
* swscale/rgb2rgb2: rework RISC-V V shuffle_bytes_{1230,3012}Rémi Denis-Courmont2023-07-211-10/+20
* swscale/rgb2rgb2: rework RISC-V V shuffle_bytes_{0321,2103}Rémi Denis-Courmont2023-07-211-25/+20
* swscale: inline ff_shuffle_bytes_3210_rvvRémi Denis-Courmont2023-07-211-1/+18
* lavu: add/use flag for RISC-V Zba extensionRémi Denis-Courmont2023-07-191-1/+1
* libswscale/riscv: fix syntax of vsetvliKhem Raj2023-07-131-1/+1
* sws/rgb2rgb: RISC-V 64-bit V packed YUYV/UYVY to planar 4:2:2Rémi Denis-Courmont2022-09-302-0/+63
* sws/rgb2rgb: RISC-V V interleaveBytesRémi Denis-Courmont2022-09-302-0/+30
* sws/rgb2rgb: RISC-V V shuffle_bytes_xxxx functionsRémi Denis-Courmont2022-09-303-0/+127